



Domain-Oriented Masked Instruction Set Architecture for RISC-V


Pantea Kiaei, Patrick Schaumont

Worcester Polytechnic Institute

Outline

- Side-channel analysis
- Power side-channel attack
- Power side-channel countermeasures
- Countermeasure implementation considerations
- Proposed hybrid countermeasure approach
- Domain-oriented masking
- DOM in processor pipelines
- DOM ISA
- Outlook and conclusion



Side-Channel Analysis



*Power
Timing
EM emanation*

Power Side-Channel Attack

- Data processed contributes to the power



Source: Wikipedia


Power SCA Countermeasure masking

d : data to mask

$r \sim \text{uniform random}$


$$m = d \oplus r$$

Shares: m, r



Masking Implementation

- In hardware
 - Threshold implementation (TI)
 - Domain-oriented masking
- In software
 - Masking
 - Additional tweaks
 - Skiva [1]



Source: regmedia.co.uk



Register allocation

```

# two-share NINA Secure Multiplication
# input: %i2 (a),
#        %i3 (b),
#        %i4 (random),
#        %i5 (fault flags)
# output: %o0 (a & b)
#          %i5 (accumulated fault)

# step 1: clear input in case of a fault
NOT %i5, %o4      #
AND %i2, %o4, %o6 #

# step 2: calculate AND result
AND %i3, %o6, %o5 # partial product 1
SUBROT %o6, 2, %10 # share-rotate
AND %i3, %10, %o3 # partial product 2
XOR %10, %10, %10 # clear SUBROT output
XOR %o5, %i4, %o2 # random + parprod 1
XOR %o2, %o3, %o1 #           + parprod 2

# step 3: refresh the output
SUBROT %i4, 2, %11 # parallel refresh
XOR %o1, %11, %o0 #           output

# step 4: update fault flags
FTCHK %o0, imm, %g5 # imm depends on Rs and Rt
OR   %g5, %i5, %i5 #


```

Actual calculation


Additional steps

[1] P. Kiaei, D. Mercadier, PE. Dagand, K. Heydemann, and P. Schaumont “Custom Instruction Support for Modular Defense against Side-channel and Fault Attacks”, COSADE 2020.

Implementation Consideration





Power consumption \sim share1 \oplus share2
 Power consumption \sim data



Hybrid Approach


- Goal: protect the software
- Apply countermeasures to the processor hardware
 - Only the pipeline
- Related work:
 - De Mulder et al. [2]: TI



[2] De Mulder, Elke, Samatha Gummalla, and Michael Hutter. "Protecting RISC-V against side-channel attacks." 2019 56th ACM/IEEE Design Automation Conference (DAC). IEEE, 2019.

Domain-Oriented Masking [3]

- To each share, its own domain!



L: linear

$$\begin{aligned} A_L &= f(A_x, A_y) \\ B_L &= f(B_x, B_y) \end{aligned}$$



NL: non-linear

$$\begin{aligned} A_{NL} &= f(A_x, B_x, A_y, B_y) \\ B_{NL} &= f(A_x, B_x, A_y, B_y) \end{aligned}$$

← **resharing**

DOM in Pipeline Stages

- Design principles:
 1. Separating the secure and the unprotected parts of the processor
 2. Protecting the secure part
- Applying DOM with 2 shares



- Universal set of instructions:

- Linear:

- Not:* $q = \sim x$

$$A_q = \sim A_x$$

$$B_q = B_x$$

dom.not rd, rs1, rs2

- Xor:* $q = x \oplus y$

$$A_q = A_x \oplus A_y$$

$$B_q = B_x \oplus B_y$$

dom.xor rd, rs1, rs2

- Non-linear:

- And:* $q = x \cdot y$

dom.and rd, rs1, rs2

instruction domain	$x \cdot y$	
	\mathcal{A}	\mathcal{B}
cycle 1 (Z_0 req'd)	$A_{t1} = A_x \cdot A_y$ $A_{t2} = B_y \oplus Z_0$ $A_{t3} = A_x \cdot Z_0$	$B_{t1} = B_x \cdot B_y$ $B_{t2} = A_y \oplus Z_0$ $B_{t3} = B_x \cdot Z_0$
cycle 2 (Z_1 req'd)	$A_q = A_{t1} \oplus A_x \cdot A_{t2} \oplus A_{t3} \oplus Z_1$	$B_q = B_{t1} \oplus B_x \cdot B_{t2} \oplus B_{t3} \oplus Z_1$

- Or:* $q = x + y$

dom.or rd, rs1, rs2

instruction domain	$x + y$	
	\mathcal{A}	\mathcal{B}
cycle 1 (Z_0 req'd)	$A_{t1} = A_x \cdot A_y$ $A_{t2} = B_y \oplus Z_0$ $A_{t3} = A_x \cdot Z_0$	$B_{t1} = B_x \cdot B_y$ $B_{t2} = A_y \oplus Z_0$ $B_{t3} = B_x \cdot Z_0$
cycle 2 (Z_1 req'd)	$A_q = A_x \oplus A_y \oplus A_{t1} \oplus A_x \cdot A_{t2} \oplus A_{t3} \oplus Z_1$	$B_q = B_x \oplus B_y \oplus B_{t1} \oplus B_x \cdot B_{t2} \oplus B_{t3} \oplus Z_1$

- Special instruction: one-bit *add*

- Sum:*

$$S = x \oplus y \oplus c_i \quad \text{Carry special register}$$

dom.add rd, rs1, rs2


- Carry-out:*

$$C_o = (x \oplus y) \cdot c_i + x \cdot y$$

instruction	$(x \oplus y) \cdot c_i + x \cdot y$	
domain	\mathcal{A}	\mathcal{B}
cycle 1 (Z_0, Z_2 req'd)	$A_{t1} = A_x \oplus A_y$ $A_{t2} = B_{c_i} \oplus Z_0$ $A_{t3} = (A_x \oplus A_y) \cdot Z_0$ $A_{t4} = B_y \oplus Z_2$ $A_{t5} = A_x \cdot Z_2$	$B_{t1} = B_x \oplus B_y$ $B_{t2} = A_{c_i} \oplus Z_0$ $B_{t3} = (B_x \oplus B_y) \cdot Z_0$ $B_{t4} = A_y \oplus Z_2$ $B_{t5} = B_x \cdot Z_2$
cycle 2 (Z_1, Z_3 req'd)	$A_a = A_{t1} \cdot A_{c_i} \oplus A_{t1} \cdot A_{t2} \oplus A_{t3} \oplus Z_1$ $A_b = A_x \cdot A_y \oplus A_x \cdot A_{t4} \oplus A_{t5} \oplus Z_3$	$B_a = B_{t1} \cdot B_{c_i} \oplus B_{t1} \cdot B_{t2} \oplus B_{t3} \oplus Z_1$ $B_b = B_x \cdot B_y \oplus B_x \cdot B_{t4} \oplus B_{t5} \oplus Z_3$
cycle 3 (Z_4 req'd)	$A_{t6} = B_b \oplus Z_4$ $A_{t7} = A_a \cdot Z_4$	$B_{t6} = A_b \oplus Z_4$ $B_{t7} = B_a \cdot Z_4$
cycle 4 (Z_5 req'd)	$A_{C_o} = A_a \oplus A_b \oplus A_a \cdot A_b \oplus A_a \cdot A_{t6} \oplus A_{t7} \oplus Z_5$	$B_{C_o} = B_a \oplus B_b \oplus B_a \cdot B_b \oplus B_a \cdot B_{t6} \oplus B_{t7} \oplus Z_5$

Opcode Mapping and Mnemonics

inst[4:2]	000	001	010	011	100	101	110	111 (> 32b)
inst[6:5]								
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/rv128	48b
11	BRANCH	JALR	reserved	JAL	SYSTEM	reserved	custom-3/rv128	≥ 80b



Funct7	Funct3	Opcode	Mnemonic
0000000	000	0001011	dom.not
0000000	001	0001011	dom.xor
0000000	010	0001011	dom.and
0000000	011	0001011	dom.or
0000001	000	0001011	dom.add

Outlook and Conclusion

- Experimental security assessment
 - Expansion of the DOM instruction set
- The gap between ISA definition and implementation is not in favor of security claims.



Thank you

Discussion