

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

CSE 420

Fundamentals of Computer Architecture

RISC-V ISA

Prof. Michel A. Kinsy,
Instructors Mishel Paul & Nges Njungle

1

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Brief Overview of the RISC-V ISA

- A new, open, free ISA from Berkeley
- Several variants
 - RV32, RV64, RV128 – Different data widths
 - 'I' – Base Integer instructions
 - 'M' – Multiply and Divide
 - 'A' – Atomic memory instructions
 - 'F' and 'D' – Single and Double precision floating point
 - 'V' – Vector extension
 - And many other modular extensions
- We will focus on the RV32I the base 32-bit variant

2

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

RV32I Register State

- 32 general purpose registers (GPR)
 - x0, x1, ..., x31
 - 32-bit wide integer registers
 - x0 is hard-wired to zero

RV128 RV64 RV32

x0	x1	x2	x3	x4	x5	x6	x7
x8	x9	x10	x11	x12	x13	x14	x15
x16	x17	x18	x19	x20	x21	x22	x23
x24	x25	x26	x27	x28	x29	x30	x31

32-bit

RV128 RV64 RV32

x0	x1	x2	x3	x4	x5	x6	x7
x8	x9	x10	x11	x12	x13	x14	x15
x16	x17	x18	x19	x20	x21	x22	x23
x24	x25	x26	x27	x28	x29	x30	x31

127 63 31 0

3

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

RV32I Register Conventions

NAME	Register Number	Usage
zero	x0	Hardwired to the constant value 0
ra	x1	Return address for subroutine calls
sp	x2	Stack pointer (stack grows downwards)
gp	x3	Global pointer (e.g. to static data area)
tp	x4	Thread pointer
t0 - t2	x5 - x7	More temporary registers (caller saves)
s0/fp	x8	Frame pointer (to local variables on stack)
s1	x9	Saved register (callee saves)
a0 - a1	x10 - x11	Arguments (parameters) to subroutines / return values
a2 - a7	x12 - x17	Arguments (parameters) to subroutines
s2 - s11	x18 - x27	Saved registers (callee saves)
t3 - t6	x28 - x31	Temporary registers (caller saves)

4

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

RV32I Register State

- 32 general purpose registers (GPR)
 - x0, x1, ..., x31
 - 32-bit wide integer registers
 - x0 is hard-wired to zero
- Program counter (PC)
 - 32-bit wide
- CSR (Control and Status Registers)
 - User-mode
 - cycle (clock cycles) // read only
 - instret (instruction counts) // read only
 - Machine-mode
 - hartsid (hardware thread ID) // read only
 - miepc, mcause etc. used for exception handling
 - Custom
 - mtvalhost (output to host) // write only - custom extension

5

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Base Instruction Formats

- The base RISC-V ISA has four main instruction formats
 - R, I, S and U types

31		25 24		20 19		15 14		12 11		7 6		0	
funct7		rs2		rs1		funct3		rd		opcode		R-type	
imm[11:0]				rs1		funct3		rd		opcode		I-type	
imm[11:5]				rs2		rs1		funct3		imm[4:0]		S-type	
imm[31:12]								rd		opcode		U-type	

6

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Base Instruction Formats

- opcode: Basic operation of the instruction
- rs1: The first register source operand
- rs2: The second register source operand

31	25	24	20	19	15	14	12	11	7	6	0		
funct7				rs2		rs1		funct3		rd		opcode	R-type

7

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Base Instruction Formats

- opcode: Basic operation of the instruction
- rs1: The first register source operand
- rs2: The second register source operand
- rd: The register destination operand, it gets the result of the operation
- funct: Function. This field selects the specific variant of the operation in the op field, and is sometimes called the function code

31	25	24	20	19	15	14	12	11	7	6	0		
funct7				rs2		rs1		funct3		rd		opcode	R-type

8

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Base Instruction Formats

- There are other formats dealing primarily with different versions of immediate

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0		
funct7				rs2		rs1		funct3		rd		opcode		R-type		
imm[11:0]						rs1		funct3		rd		opcode		I-type		
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type		
imm[12]				imm[10:3]		rs2		rs1		funct3		imm[4:3]		imm[1:1]		B-type
imm[31:12]						rd		opcode		U-type						
imm[20]				imm[10:1]		imm[11]		imm[19:12]		rd		opcode		J-type		

9

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Base Instruction Formats

- There are other formats dealing primarily with different versions of immediate

31	30	20	10	12	11	10	5	4	1	0	
inst[31]		—		inst[30:25]		inst[24:21]		inst[20]		I-immediate	
inst[31]		—		inst[30:25]		inst[11:8]		inst[7]		S-immediate	
inst[31]		—		inst[7]		inst[30:25]		inst[11:8]		0 B-immediate	
inst[31]		inst[30:20]		inst[19:12]		— 0 —				U-immediate	
inst[31]		—		inst[19:12]		inst[20]		inst[30:25]		inst[24:21] 0 J-immediate	

10

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Instruction Formats

- R-type instruction

7	5	5	3	5	7
funct7	rs2	rs1	funct3	rd	opcode

```
add x1, x2, x3 # x1 = x2 + x3
```

11

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Instruction Formats

- R-type instruction
- I-type instruction & I-immediate (32 bits)
 - I-imm = signExtend(inst[31:20])

7	5	5	3	5	7
funct7	rs2	rs1	funct3	rd	opcode

12	5	3	5	7
imm[11:0]	rs1	funct3	rd	opcode

```
add x1, x2, 413 # x1 = x2 + 413
```

12

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Instruction Formats

- R-type instruction

7	5	5	3	5	7
funct7	rs2	rs1	funct3	rd	opcode
- I-type instruction & I-immediate (32 bits)

12	5	3	5	7
imm[11:0]	rs1	funct3	rd	opcode

 - I-imm = signExtend(inst[31:20])
- S-type instruction & S-immediate (32 bits)

7	5	5	3	5	7
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode

 - S-imm = signExtend((inst[31:25], inst[11:7]))

13

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Instruction Formats

- SB-type instruction & B-immediate (32 bits)

1	6	5	5	3	4	1	7
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode

 - B-imm = signExtend((inst[31], inst[7], inst[30:25], inst[11:8], 1'b0))
- U-type instruction & U-immediate (32 bits)

20	5	7
imm[31:12]	rd	opcode

 - U-imm = signExtend((inst[31:12], 12'b0))
- UJ-type instruction & J-immediate (32 bits)

1	10	1	8	5	7
imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode

 - J-imm = signExtend((inst[31], inst[19:12], inst[20], inst[30:21], 1'b0))

14

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Computational Instructions

- Register-Register instructions (R-type)

7	5	5	3	5	7
funct7	rs2	rs1	funct3	rd	opcode

 - opcode=OP: rd ← rs1 (funct3, funct7) rs2
 - funct3 = SLT/SLTU/AND/OR/XOR/SLL
 - funct3= ADD
 - funct7 = 0000000: rs1 + rs2
 - funct7 = 0100000: rs1 - rs2
 - funct3 = SRL
 - funct7 = 0000000: logical shift right
 - funct7 = 0100000: arithmetic shift right

15

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Computational Instructions

- Register-immediate instructions (I-type)

12	5	3	5	7
imm[11:0]	rs1	funct3	rd	opcode

 - opcode = OP-IMM: $rd \leftarrow rs1 \text{ (funct3) I-imm}$
 - I-imm = $\text{signExtend}(\text{inst}[31:20])$
 - funct3 = ADDI/SLTI/SLTIU/ANDI/ORI/XORI
- A slight variant in coding for shift instructions - SLLI / SRLI / SRAI
 - $rd \leftarrow rs1 \text{ (funct3, inst[30]) I-imm[4:0]}$

16

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Computational Instructions

- Register-immediate instructions (U-type)

20	5	7
imm[31:12]	rd	opcode

 - opcode = LUI : $rd \leftarrow \text{U-imm}$
 - opcode = AUIPC : $rd \leftarrow pc + \text{U-imm}$
 - U-imm = $\{\text{inst}[31:12], 12'b0\}$

17

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Control Instructions

- Unconditional jump and link (UJ-type)

1	10	1	8	5	7
imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode

 - opcode = JAL: $rd \leftarrow pc + 4; pc \leftarrow pc + \text{J-imm}$
 - J-imm = $\text{signExtend}(\{\text{inst}[31], \text{inst}[19:12], \text{inst}[20], \text{inst}[30:21], 1'b0\})$
 - Jump $\pm 1\text{MB}$ range
- Unconditional jump via register and link (I-type)

12	5	3	5	7
imm[11:0]	rs1	funct3	rd	opcode

 - opcode = JALR: $rd \leftarrow pc + 4; pc \leftarrow (rs1 + \text{I-imm}) \& \sim 0x0f$
 - I-imm = $\text{signExtend}(\text{inst}[31:20])$

18



Secure, Trusted, and Assured Microelectronics



Arizona State University

Control Instructions

- Conditional branches (SB-type)

1	6	5	5	3	4	1	7
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode

- opcode = BRANCH: $pc \leftarrow compare(funct3, rs1, rs2) ? pc + B-imm : pc + 4$
- B-imm = $signExtend((inst[31], inst[7], inst[30:25], inst[11:8], 1'b0))$
- Jump $\pm 4KB$ range
- funct3 = BEQ/BNE/BLT/BLTU/BGE/BGEU

19



Secure, Trusted, and Assured Microelectronics



Arizona State University

Load & Store Instructions

- Load (l-type)

12	5	3	5	7
imm[11:0]	rs1	funct3	rd	opcode

- opcode = LOAD: $rd \leftarrow mem[rs1 + l-imm]$
- l-imm = $signExtend(inst[31:20])$
- funct3 = LW/LB/LBU/LH/LHU

- Store (S-type)

7	5	5	3	5	7
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode

- opcode = STORE: $mem[rs1 + S-imm] \leftarrow rs2$
- S-imm = $signExtend((inst[31:25], inst[11:7]))$
- funct3 = SW/SB/SH

20



Secure, Trusted, and Assured Microelectronics



Arizona State University

Instructions to Read and Write CSR

12	5	3	5	7
csr	rs1	funct3	rd	opcode

- opcode = SYSTEM
- CSRW rs1, csr (funct3 = CSRRW, rd = x0): $csr \leftarrow rs1$
- CSRR csr, rd (funct3 = CSRRS, rs1 = x0): $rd \leftarrow csr$

21

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Software for interrupt handling

- Hardware transfers control to the common software interrupt handler (CH) which:
 - Saves all GPRs into the memory pointed by `mscratch`
 - Passes `mcause`, `mepc`, stack pointer to the IH (a C function) to handle the specific interrupt
 - On the return from the IH, writes the return value to `mepc`
 - Loads all GPRs from the memory
 - Execute `ERET`, which does:
 - set `pc` to `mepc`
 - pop `status` (mode, enable) stack

22

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Types

- Register-to-Register Arithmetic and Logical operations
- Control Instructions alter the sequential control flow
- Memory Instructions move data to and from memory
- CSR Instructions move data between CSRs and GPRs; the instructions often perform read-modify-write operations on CSRs
- Privileged Instructions are needed by the operating systems, and most cannot be executed by user programs

23

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Functions

- Data movement

Operation	Type	Template
Load Byte	I	<code>LB rd,rs1,imm</code>
Load Halfword	I	<code>LH rd,rs1,imm</code>
Load Word	I	<code>LW rd,rs1,imm</code>
Load Byte Unsigned	I	<code>LBU rd,rs1,imm</code>
Load Half Unsigned	I	<code>LHU rd,rs1,imm</code>

24

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Instruction Functions

▪ Data movement

Operation	Type	Template
Load Byte	I	LB rd,rs1,imm
Load Halfword	I	LH rd,rs1,imm
Load Word	I	LW rd,rs1,imm
Load Byte Unsigned	I	LBU rd,rs1,imm
Load Half Unsigned	I	LHU rd,rs1,imm

Operation	Type	Template
Store Byte	S	SB rs1,rs2,imm
Store Halfword	S	SH rs1,rs2,imm
Store Word	S	SW rs1,rs2,imm

25

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Instruction Functions

▪ Arithmetic & Logic

Operation	Type	Template
ADD	R	ADD rd,rs1,rs2
ADD Immediate	I	ADDI rd,rs1,imm
SUBtract	R	SUB rd,rs1,rs2
Load Upper Imm	U	LUI rd,imm
Add Upper Imm to PC	U	AUIPC rd,imm

26

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Instruction Functions

▪ Arithmetic & Logic

Operation	Type	Template
ADD	R	ADD rd,rs1,rs2
ADD Immediate	I	ADDI rd,rs1,imm
SUBtract	R	SUB rd,rs1,rs2
Load Upper Imm	U	LUI rd,imm
Add Upper Imm to PC	U	AUIPC rd,imm

Operation	Type	Template
Shift Left	R	SLL rd,rs1,rs2
Shift Left Immediate	I	SLLI rd,rs1,shamt
Shift Right	R	SRL rd,rs1,rs2
Shift Right Immediate	I	SRLI rd,rs1,shamt
Shift Right Arithmetic	R	SRA rd,rs1,rs2
Shift Right Arith Imm	I	SRAI rd,rs1,shamt

27



Secure, Trusted, and Assured Microelectronics



Arizona State University

Instruction Functions

▪ Arithmetic & Logic

Operation	Type	Template
XOR	R	XOR <i>rd,rs1,rs2</i>
XOR Immediate	I	XORI <i>rd,rs1,imm</i>
OR O	R	OR <i>rd,rs1,rs2</i>
R Immediate	I	ORI <i>rd,rs1,imm</i>
AND	R	AND <i>rd,rs1,rs2</i>
AND Immediate	I	ANDI <i>rd,rs1,imm</i>

28



Secure, Trusted, and Assured Microelectronics



Arizona State University

Instruction Functions

▪ Arithmetic & Logic

Operation	Type	Template
XOR	R	XOR <i>rd,rs1,rs2</i>
XOR Immediate	I	XORI <i>rd,rs1,imm</i>
OR O	R	OR <i>rd,rs1,rs2</i>
R Immediate	I	ORI <i>rd,rs1,imm</i>
AND	R	AND <i>rd,rs1,rs2</i>
AND Immediate	I	ANDI <i>rd,rs1,imm</i>

Operation	Type	Template
Set <	R	SLT <i>rd,rs1,rs2</i>
Set < Immediate	I	SLTI <i>rd,rs1,imm</i>
Set < Unsigned	R	SLTU <i>rd,rs1,rs2</i>
Set < Imm Unsigned	I	SLTIU <i>rd,rs1,imm</i>

29



Secure, Trusted, and Assured Microelectronics



Arizona State University

Instruction Functions

▪ Control Flow

Operation	Type	Template
Branch =	SB	BEQ <i>rs1,rs2,imm</i>
Branch ≠	SB	BNE <i>rs1,rs2,imm</i>
Branch <	SB	BLT <i>rs1,rs2,imm</i>
Branch >	SB	BGE <i>rs1,rs2,imm</i>
Branch < Unsigned	SB	BLTU <i>rs1,rs2,imm</i>
Branch > Unsigned	SB	BGEU <i>rs1,rs2,imm</i>

30



SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



Arizona State University

Instruction Functions

- Control Flow

Operation	Type	Template
Branch ==	SB	BFEQ <i>rs1,rs2,imm</i>
Branch !=	SB	BNE <i>rs1,rs2,imm</i>
Branch <	SB	BLT <i>rs1,rs2,imm</i>
Branch >	SB	BGE <i>rs1,rs2,imm</i>
Branch < Unsigned	SB	BLTU <i>rs1,rs2,imm</i>
Branch > Unsigned	SB	BGEU <i>rs1,rs2,imm</i>

Operation	Type	Template
Jump & Link	UJ	JAL <i>rd,imm</i>
Jump & Link Register	UJ	JALR <i>rd,rs1,imm</i>

31



SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



Arizona State University

Instruction Functions

- System call

Operation	Type	Template
System CALL	I	SCALL
System BREAK	I	SBREAK

32



SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



Arizona State University

Assembly Programming

- Function call
 - Caller places parameters in a place where the procedure can access them
 - Transfer control to the procedure
 - Acquire storage resources required by the procedure
 - Execute the statements in the procedure
 - Called function places the result in a place where the caller can access it
 - Return control to the statement next to the procedure call

33





Assembly Programming

- Function call
 - Argument Passing
 - Arguments to a function passed through a0-a7
 - Functions with more than 8 arguments
 - First eight arguments are put in a0-a7
 - Remaining arguments are put on stack by the caller
 - Return Values
 - Return values from a function passed through a0-a1
 - Functions with more than 2 return values

34





Assembly Programming

- Function call
 - Argument Passing
 - Arguments to a function passed through a0-a7
 - Functions with more than 8 arguments
 - Return Values
 - Return values from a function passed through a0-a1
 - Functions with more than 2 return values
 - First two return values put in a0-a1
 - Remaining return values put on stack by the function
 - The remaining return values are popped from the stack by the caller

35





If then Else Assembly

```

if (a0 < 0) then
{
    t0 = 0 - a0;
    t1 = t1 + 1;
}
else
{
    t0 = a0;
    t2 = t2 + 1;
}
    
```

```

bgez a0, else
# if (a0 is > or = zero) branch to
else
sub t0, zero, a0
# t0 gets the negative of a0
addi t1, t1, 1
# increment t1 by 1
j next
# branch around the else code
else:
ori t0, a0, 0
# t0 gets a copy of a0
addi t2, t2, 1
# increment t2 by 1
next:
    
```

36



Secure, Trusted, and Assured Microelectronics



Arizona State University

While Do Assembly

```

t0 = 1
While (a1 < a2)
do
{
    t1 = mem[a1];
    t2 = mem[a2];
    if (t1 != t2)
        go to break;
    a1 = a1 + 1;
    a2 = a2 - 1;
}
break: t0 = 0
            
```

```

li t0, 1      # Load t0 with the value 1
loop:
    bgeu a1, a2, done
    # If a1 >= a2 Branch to done
    lw t1, 0(a1)
    # Load a Byte: t1 = mem[a1 + 0]
    lw t2, 0(a2)
    # Load a Byte: t2 = mem[a2 + 0]
    bne t1, t2, break
    # If t1 != t2 Branch to break
    addi a1, a1, 1  # a1 = a1 + 1
    addi a2, a2, -1 # a2 = a2 - 1
    b loop          # Branch to loop
break:
    li t0, 0      # Load t0 with the value 0
done:
            
```

37



Secure, Trusted, and Assured Microelectronics



Arizona State University

For loop Assembly

```

a0 = 0;
For ( t0 =10;
      t0 > 0;
      t0 = t0 -1)
do
{
    a0 = a0 + t0
}
            
```

```

li a0, 0      # a0 = 0
li t0, 10
# Initialize loop counter to 10
loop:
    add a0, a0, t0
    addi t0, t0, -1
    # Decrement loop counter
    bgtz t0, loop
    # If (t0 > 0) Branch to loop
            
```

38



Secure, Trusted, and Assured Microelectronics



Arizona State University

Assembly

- Case study
 - Assume that A is an array of 64 words and the compiler has associated registers a1 and a2 with the variables x and y. Also assume that the starting address, or base address is contained in register a0. Determine the RISC-V instructions associated with the following C statement:
 - `x = y + A[4];` // adds 4th element in array A to y and stores result in x

39



STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering
Arizona State University

Assembly

- Case study
 - Assume that A is an array of 64 words and the compiler has associated registers a1 and a2 with the variables x and y. Also assume that the starting address, or base address is contained in register a0.
 - `x = y + A[4];` // adds 4th element in array A to y and stores result in x
 - Solution:
 - `lw t0, 16(a0)` # a0 contains the base address of array and # 16 is the offset address of the 4th element
 - `add a1, a2, t0` # performs addition

40



STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering
Arizona State University

Next Lecture Module

- Assembly Simulation Environment

41



STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering
Arizona State University



RISC-V Simulator

Adaptive and Secure Computing Systems Lab • Boston University

A Browser-based RISC-V Simulator

Adaptive and Secure Computing Systems (ASCS)
Laboratory

42

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

BRISC-V Simulator

- BRISC-V Simulator let's you:
 - Run RISC-V assembly code in the browser
 - Debug hand-written assembly
 - Run code until completion or until it hits a breakpoint
 - Step through execution, instruction-by-instruction
 - View the state of memory and registers at each step
 - View how each instruction is constructed – opcodes, registers, immediate values etc.

<https://ascslab.org/research/briscv/simulator/simulator.html>

43

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Let's get Familiar with the GUI

44

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Don't have valid RISC-V assembly code to start with?

45

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Don't have valid RISC-V assembly code to start with?

Load the GCD example

46

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Kernel and User Instructions

Our code got loaded!

The console says that it parsed the file without problems. If there were problems, they would pop up here.

47

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Kernel and User Instructions

Grey instructions are kernel instructions

They setup some registers like the stack pointer, and jump to label "main"

48

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Kernel and User Instructions

White instructions are user instructions
All the assembly you write will be here

49

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Simulator Controls

Here are some simulator controls:

Load code Run code Step through code Reset Simulator

50

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Stepping Through a Program

Let's click the step button twice

The blue line shows which instruction will be executed next

51

Stepping Through a Program

Click the step button again

These instructions did not do anything, but the next one will

The blue line moved two lines down

The instruction breakdown pane shows how the instruction is stored in memory

The top row represents the bit ranges, the middle row shows range names, the bottom row shows binary values for the specific instruction

52

addi Changed the Register File

addi sp, zero, 1536 got executed. It summed 0 and 1536, and put it in register sp

Register sp is highlighted! sp stands for stack pointer

53

Setting Breakpoints

Right-clicking on an instruction opens a menu

Let's click on the first item - Add breakpoint

54

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Setting Breakpoints

55

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Running Code until a Breakpoint

56

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Text and Data Sections

57




STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering
Arizona State University

Text and Data Sections



Labels in data sections point to memory actually allocated after them

Here we allocate the string "HELLO" by into two 32bit words
--one with "HELL" and one with "O!"

58




STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering
Arizona State University

Text and Data Sections



You can see the allocated memory in the data segment in the memory panel! You can also see the .HELLO pointer!

59



STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering
Arizona State University

System Calls

- We also provide some simple system calls
- System calls are used for functionalities provided by the operating system
 - Think file systems, IO, etc.
- In RISC-V, system calls look something like:
 - Put the type of system call you want in register t0
 - More about that on the next slide
 - Put any arguments you may have in a0 and a1
 - Call instruction ECALL
 - If the system call has return values, they will be in a0
- To really get familiar with syscalls, try running the example syscall file in the simulator

60

Supported Syscalls

Syscall	Syscall ID (put this in t0)	Description
Print integer	1	Print integer value in a0 to console
Print char	2	Print ascii value in a0 to console
Print string	3	Print string with address in a0 and length in a1 to console
Read integer	4	Read integer from console into a0
Read char	5	Read character from console into a0 as an ascii value
Read string	6	Read string of length given in a1 from console and store it at address in a0
SBRK	7	Dynamically allocate the amount of bytes specified in a0. The pointer to the beginning of the newly allocated memory will be stored in a0. The value in a0 can be negative, if you want to deallocate some memory!

61

That's All Folks!

**Now open a text editor,
write some assembly,
and try to run it!**

62

Bugs and Features

- Found a bug? Have an issue? Want a feature/RISC-V extension?
 - Send an email to briscv.feedback@gmail.com
- Thanks!

63
