

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

Arizona State University

CSE 520

Computer Architecture II

Review

Central Processing Unit (CPU) Architecture Design

Prof. Michel A. Kinsy

1

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

Arizona State University

Computing: Computer Architecture

- The DNA of Modern Computing

2


SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

Arizona State University


Arithmetic Logic Unit (ALU)

- Arithmetic circuits is built in a hierarchical fashion
- Input: data and operation to perform
- Output: result of operation and status information


3



4



5



6

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Central Processing Unit (CPU)

- Central Processing Unit (CPU) Organization
- CPU Execution Process
 - Fetch Instruction
 - Decode Instruction
 - Execute Operation
 - Memory Operation
 - Register Writeback Operation

7

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Central Processing Unit (CPU)

- Central Processing Unit (CPU) Organization
- CPU Execution Process
 - Fetch Instruction
 - Read IM[PC]
 - Decode Instruction
 - Execute Operation
 - Memory Operation
 - Register Writeback Operation

8

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Instruction Fetch

- Program Counter (PC) sends current instruction address to memory to fetch instruction to execute

```

@rs4 --- // smail>
0010113 // 00000150 addi sp,sp,32
0011023 // 00000154 sw ra,28(sp)
0081223 // 00000158 sw ra,24(sp)
0010113 // 0000015C addi ra,ra,32
40000793 // 00000160 addi ra,ra,102
4042523 // 00000164 sw ra,20(ra)
03000793 // 00000168 addi ra,ra,4
8042523 // 0000016C sw ra,24(ra)
0082583 // 00000170 lw ra,24(ra)
fvc42583 // 00000174 lw ra,20(ra)
00000097 // 00000178 sllw ra,ra
fvc00097 // 0000017C jhr ra,180(ra) # 4 - qcd>
fvc42223 // 00000180 sw ra,28(ra)
0442783 // 00000184 lw ra,28(ra)
00078513 // 00000188 addi ra,ra,0
0112083 // 0000018C lw ra,28(ra)
0182463 // 00000190 lw ra,24(ra)
    
```

9

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Fetch

- Program Counter (PC) sends current instruction address to memory to fetch instruction to execute

```

@54 // <main>
0010113 // 00000150 addi sp,sp,32
0011243 // 00000154 sw r0,28(sp)
0081243 // 00000158 sw s0,24(sp)
02010413 // 0000015c addi s0,sp,32
00000793 // 00000160 addi s5,zero,102
40f42623 // 00000164 sw s5,20(s0)
03000793 // 00000168 addi s5,zero,4
80f42423 // 0000016c sw s5,24(s0)
f042583 // 00000170 lw s1,24(s0)
f042583 // 00000174 lw s0,20(s0)
00000097 // 00000178 jalr ra,0
f0c080e7 // 0000017c jalr ra,-180(ra) # c4 - pc0
f0e42223 // 00000180 sw s0,28(s0)
f042783 // 00000184 lw s5,28(s0)
00078513 // 00000188 addi s0,s0,0
01112083 // 0000018c lw r0,28(s0)
01812403 // 00000190 lw s0,24(s0)
  
```

10

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Fetch

- Program Counter (PC) sends current instruction address to memory to fetch instruction to execute

```

@54 // <main>
0010113 // 00000150 addi sp,sp,32
0011243 // 00000154 sw r0,28(sp)
0081243 // 00000158 sw s0,24(sp)
02010413 // 0000015c addi s0,sp,32
00000793 // 00000160 addi s5,zero,102
40f42623 // 00000164 sw s5,20(s0)
03000793 // 00000168 addi s5,zero,4
80f42423 // 0000016c sw s5,24(s0)
f042583 // 00000170 lw s1,24(s0)
f042583 // 00000174 lw s0,20(s0)
00000097 // 00000178 jalr ra,0
f0c080e7 // 0000017c jalr ra,-180(ra) # c4 - pc0
f0e42223 // 00000180 sw s0,28(s0)
f042783 // 00000184 lw s5,28(s0)
00078513 // 00000188 addi s0,s0,0
01112083 // 0000018c lw r0,28(s0)
01812403 // 00000190 lw s0,24(s0)
  
```

11

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Fetch

- Program Counter (PC) sends current instruction address to memory to fetch instruction to execute

```

@54 // <main>
0010113 // 00000150 addi sp,sp,32
0011243 // 00000154 sw r0,28(sp)
0081243 // 00000158 sw s0,24(sp)
02010413 // 0000015c addi s0,sp,32
00000793 // 00000160 addi s5,zero,102
40f42623 // 00000164 sw s5,20(s0)
03000793 // 00000168 addi s5,zero,4
80f42423 // 0000016c sw s5,24(s0)
f042583 // 00000170 lw s1,24(s0)
f042583 // 00000174 lw s0,20(s0)
00000097 // 00000178 jalr ra,0
f0c080e7 // 0000017c jalr ra,-180(ra) # c4 - pc0
f0e42223 // 00000180 sw s0,28(s0)
f042783 // 00000184 lw s5,28(s0)
00078513 // 00000188 addi s0,s0,0
01112083 // 0000018c lw r0,28(s0)
01812403 // 00000190 lw s0,24(s0)
  
```

12

Instruction Fetch

- Program Counter (PC) sends current instruction address to memory to fetch instruction to execute

13

Instruction Decode

- Identity instruction class
 - If R-Type, execution will need to:
 - Read two register operands
 - If Load/Store, execution will need to:
 - Read register operands
 - Calculate address using 16-bit offset


14

Instruction Decode

- Identity instruction class
 - If Branch, execution will need to:
 - Read register operands
 - Compare operands
 - Use ALU to subtract and check Zero output
 - Calculate target address
 - Sign-extend displacement
 - Shift left 1 place (half-word displacement)
 - Add to PC + 4

15


Instruction Fetch & Decode



16

Central Processing Unit (CPU)

- Central Processing Unit (CPU) Organization
- CPU Execution Process
 1. Fetch Instruction
 2. Decode Instruction
 3. Execute Operation
 4. Memory Operation
 5. Register Writeback Operation



17

[illegible]

Execute Operation

- The Arithmetic Logic Unit (ALU) is at the center of the CPU operation execution
 - ALU operation is based on instruction type and function code
 - Performs subtraction for branches (beq)
 - Performs no operation for jumps
 - Performs the operation is specified by the function field for R-type instructions
 - ALU Control unit will have the following inputs:
 - 3-bit control field called ALUOp
 - Funct3 and funct7 function fields


18

[illegible]

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Execute Operation

- The Arithmetic Logic Unit (ALU) is at the center of the CPU operation execution
 - ALU operation is based on instruction type and function code
 - ALU Control unit will have the following inputs:



19

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

ALU Operation

Instruction Opcode	Instruction Operation	ALU Op	func3	func7	Effective ALU Operation	ALU Control
LW	Load word	100	010	xxxxxxx	Add	000000
SW	Store word	101	010	xxxxxxx	Add	000000
BEQ	Branch equal	010	000	xxxxxxx	Subtract	001000
R-type	ADD	000	000	0000000	Add	000000
R-type	SUB	000	000	0100000	Subtract	001000
R-type	AND	000	111	0000000	and	000111
R-type	OR	000	110	0000000	Or	000110
R-type	SLT	000	010	0000000	Set-less-than	000010


20

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University


Memory Operation

- For RISC-V Load and Store are the only two memory instructions
 - Recall:
 - RISC-V does not support memory to memory data processing operations
 - Data values must be moved into registers before using them
 - The basic load and store instructions are Load and Store Word or Byte
 - lw/lb rd, offset(rs1)
 - sw/sb rs2, offset(rs1)


21



22



23




24

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Central Processing Unit (CPU)

- Central Processing Unit (CPU) Organization
- CPU Execution Process
 - Fetch Instruction
 - Decode Instruction
 - Execute Operation
 - Memory Operation
 - Register Writeback Operation



```

graph TD
    A[Fetch Instruction] --> B["Decode<br/>Increment PC<br/>Read registers"]
    B --> C["ALU Operation<br/>Or<br/>Branch Address"]
    C --> D[Data Memory Operation]
    D --> E[Write Back]
    E --> A
  
```

25

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

CPU Performance

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
 - Longest delay determines clock period
 - Critical path: load instruction

26


STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University


CPU Performance

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory
 - Register file read
 - ALU operation
 - Data memory access
 - Register file writeback
- Performance can be improved by pipelining


27




28




29




30



31



32



33

STAM Center		ASU Engineering			
Instruction Execution Flows		Functional Units used by the instruction class			
Instruction class					
R-type	Instruction fetch	Register access	ALU	Register access	
Load word	Instruction fetch	Register access	ALU	Memory access	Register access
Store word	Instruction fetch	Register access	ALU	Memory access	
Branch	Instruction fetch	Register access	ALU		
Jump	Instruction fetch				

34

STAM Center		ASU Engineering	
CPU Control			
Signal name	Effect when de-asserted	Effect when asserted	
RegDst	The destination register number comes from <i>rs2</i>	The destination register number comes from <i>rd</i>	
RegWrite	None	Destination register is written with value on <i>Write data</i>	
ALUSrc	2 nd ALU operand comes from <i>Read Data 2</i>	2 nd ALU operand is the sign extended, of some bits of the instruction	
PCSrc	The <i>PC</i> is replaced by <i>PC + 4</i>	The <i>PC</i> is replaced by the branch target address	
MemRead	None	Memory is read	
MemWrite	None	Memory is written	
MemtoReg	The value to the register <i>Write data</i> input comes from the ALU	The value to the register <i>Write data</i> input comes from the data memory	

35



STAM Center

Shared, Transfer, and Advanced Microelectronic Research



ASU Engineering

Arizona State University

CPU Control

Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch
R-format	1	0	0	1	0	0	0
lw	0	1	1	1	1	0	0
sw	X	1	X	0	0	1	0
beq	X	0	X	0	0	0	1

36

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

Next Learning Module

- Processor Pipelining
