

CSE 520

Computer Architecture II

Influence of Technology and Software on Instruction Sets

Prof. Michel A. Kinsy

1

And then there was IBM

- Users stopped building their own machines
- IBM 701
 - 30 machines were sold in 1953-54
- IBM 650
 - A cheaper, drum based machine, more than 120 were sold in 1954 and there were orders for 750 more!
- Why was IBM late getting into computers?
 - IBM was making too much money!
 - Even without computers, IBM revenues were doubling every 4 to 5 years in 40's and 50's

2

Computers in mid 50's

- Hardware was expensive
- Stores were small (1000 words)
 - No resident system-software!
- Memory access time was 10 to 50 times slower than the processor cycle
 - Instruction execution time was totally dominated by the memory reference time

3

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Computers in mid 50's

- The ability to design complex control circuits to execute an instruction was the central design concern as opposed to the speed of decoding or an ALU operation
- Programmer's view of the machine was inseparable from the actual hardware implementation

4

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Earliest Instruction Sets

- Burks, Goldstein & von Neumann ~1946
- Single Accumulator - A carry-over from calculators.
- Typically, less than 2 dozen instructions!

LOAD	x	$AC \leftarrow M[x]$
STORE	x	$M[x] \leftarrow (AC)$
ADD	x	$AC \leftarrow (AC) + M[x]$
MUL	x	Involves a quotient register
DIV	x	
SHIFT LEFT		$AC \leftarrow 2 \times (AC)$
SHIFT RIGHT		
JUMP	x	$PC \leftarrow x$
JGE	x	if $(AC) \geq 0$ then $PC \leftarrow x$
LOAD ADR	x	$AC \leftarrow \text{Extract address field}(M[x])$
STORE ADR	x	

5

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Single Accumulator Machine

$$C_i \leftarrow A_i + B_i, \quad 1 \leq i \leq n$$

LOOP	LOAD	N
	JGE	DONE
	ADD	ONE
	STORE	N
F1	LOAD	A
F2	ADD	B
F3	STORE	C
	JUMP	LOOP
DONE	HLT	

A

B

C

N

ONE

code

How to modify the addresses A, B and C ?

6

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Self-Modifying Code

- Modify the program for the next iteration

LOOP	LOAD	N	LOAD	ADR	F1
	JGE		ADD	ADR	ONE
	DONE		STORE	ADR	F1
	ADD	ONE	LOAD	ADR	F2
F1	STORE	N	ADD	ADR	ONE
F2	LOAD	A	STORE	ADR	F2
F3	ADD	B	LOAD	ADR	F3
	STORE	C	ADD	ADR	ONE
	JUMP		STORE	ADR	F3
	LOOP				
DONE	HLT				

7

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Self-Modifying Code

- Most of the executed instructions are for book keeping!
- Each iteration involves

	total	book-keeping
Instruction fetches	17	14
Operand fetches	10	8
Stores	5	4

$$C_i \leftarrow A_i + B_i, \quad 1 \leq i \leq n$$

8

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Processor-Memory Bottleneck

- Early Solutions
 - Fast local storage in the processor
 - 8-16 registers as opposed to one accumulator
 - to save on loads/stores
 - Indexing capability
 - to reduce book keeping instructions
 - Complex instructions
 - to reduce instruction fetches

```


graph TD
    Memory[Memory] <--> |Bottleneck| Processor[Processor]
            
```

9

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Processor-Memory Bottleneck

- Early Solutions
 - Compact instructions
 - implicit address bits for operands
 - to reduce instruction fetch cost



10

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Processor State

- The information held in the processor at the end of an instruction to provide the processing context for the next instruction.
 - Program Counter, Accumulator, . . .
- Programmer visible state of the processor (and memory) plays a central role in computer organization for both hardware and software:
 - Software must make efficient use of it
 - If the processing of an instruction can be interrupted then the hardware must save and restore the state in a transparent manner
- Programmer's machine model is a contract between the hardware and software



11

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Processor State

- Programmer's machine model is a contract between the hardware and software

12






Index Registers

- Tom Kilburn, Manchester University, mid 50's
 - One or more specialized registers to simplify address calculation
 - Modify existing instructions
 - LOAD x, IX $AC \leftarrow M[x + (IX)]$
 - ADD x, IX $AC \leftarrow (AC) + M[x + (IX)]$
 - ...
 - Add new instructions to manipulate index registers
 - JZ x, IX if $(IX)=0$ then $PC \leftarrow x$
 else $IX \leftarrow (IX) + 1$

Index registers have accumulator-like characteristics

13



Using Index Registers

- Program does not modify itself
- Efficiency has improved dramatically (ops / iter)

	with index regs	without index regs
instruction fetch	(2)	17 (14)
operand fetch	2	10 (8)
store	2	5 (4)
- Costs:
 - Complex control
 - Need to operate on index registers (ALU-like circuitry)
- 1 to 2 bits longer Instructions

$$C_i \leftarrow A_i + B_i, \quad 1 \leq i \leq n$$

14

Indexing vs. Index Registers

- Suppose instead of registers, memory locations are used to implement index registers.
 - LOAD x, IX
- Arithmetic operations on index registers can be performed by bringing the contents to the accumulator
- Most bookkeeping instructions will be avoided, but:
 - Each instruction will implicitly cause more fetches and stores
 - Complex control circuitry

15

Operations on Index Registers

- To increment index register by k
 - $AC \leftarrow (IX)$ new instruction
 - $AC \leftarrow (AC) + k$
 - $IX \leftarrow (AC)$ new instruction
- Also the AC must be saved and restored
- It may be better to increment IX directly
 - $INC\ IX \quad k, IX \quad IX \leftarrow (IX) + k$
- More instructions to manipulate index register
 - $STORE\ x, IX \quad M[x] \leftarrow (IX)$ (extended to fit a word)
- IX begins to look like an accumulator

16

Support for Subroutine

- A special subroutine jump instruction
 - $M: JSR\ F \quad F \leftarrow M + 1$ and jump to F+1

17

Indirect Addressing

- Indirect addressing almost eliminates the need to write self-modifying code (location F still needs to be modified)
- Indirect addressing
 - $LOAD\ (x) \text{ means } AC \leftarrow M[M[x]]$

Events:

- Execute M
- Execute S1
- Execute S2
- Execute S3

18

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** THE A. F. FOSTER SCHOOL OF ENGINEERING ARIZONA STATE UNIVERSITY

Recursive Procedure Calls

- Indirect Addressing through a register
LOAD R₁, (R₂)
- Load register R₁ with the contents of the word whose address is contained in register R₂

19

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** THE A. F. FOSTER SCHOOL OF ENGINEERING ARIZONA STATE UNIVERSITY

Evolution of Addressing Modes

- Single accumulator, absolute address
LOAD x
- Single accumulator, index registers
LOAD x, IX
- Indirection
LOAD (x)
- Multiple accumulators, index registers, indirection
LOAD R, IX, x
or LOAD R, IX, (x) The meaning?
R ← M[M[x] + (IX)]
or R ← M[M[x + (IX)]]
- Indirect through registers
LOAD R_i, (R_j)
- The works
LOAD R_i, R_j, (R_k) R_j = index, R_k = base addr

20

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** THE A. F. FOSTER SCHOOL OF ENGINEERING ARIZONA STATE UNIVERSITY

Variety of Instruction Formats

- Three address formats: One destination and up to two operand sources per instruction
 - (Reg x Reg) to Reg RI ← (R_J) + (R_K)
 - (Reg x Mem) to Reg RI ← (R_J) + M[x]
 - x can be specified directly or via a register
 - Effective address calculation for x could include indexing, indirection, ...
- Two address formats: the destination is same as one of the operand sources
 - (Reg x Reg) to Reg RI ← (R_I) + (R_J)
 - (Reg x Mem) to Reg RI ← (R_I) + M[x]

21

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

More Instruction Formats

- One address formats: Accumulator machines
 - Accumulator is always other implicit operand
- Zero address formats: operands on a stack
 - $M[sp-1] \leftarrow M[sp] + M[sp-1]$
 - load $M[sp] \leftarrow M[M[sp]]$
 - Stack can be in registers or in memory
 - Usually top of stack cached in registers

22

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Data Formats and Addresses

- Data formats:
 - Bytes, Half words, words and double words
- Some issues
 - Byte addressing
 - Big Endian vs. Little Endian
 - Word alignment
 - Suppose the memory is organized in 32-bit words
 - Can a word address begin only at 0, 4, 8, ?

23

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Some Problems

- Should all addressing modes be provided for every operand?
 - Regular vs. irregular instruction formats
- Separate instructions to manipulate Accumulators, Index registers, Base registers
 - Large number of instructions
- Instructions contained implicit memory references -- several contained more than one
 - Very complex control

24

STAM Center
SMALL, THIN, FAST, AND ADVANCED MICROELECTRONICS

ASU Engineering
Arizona State University

Next Lecture Module

- Intel Pin introduction
