

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

CSE 520 Computer Architecture II

Intel Pin Introduction*

Prof. Michel A. Kinsy

*Aamer Jaleel et al., Intel® Corporation, All Right Reserved

1

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Why Instrumentation?

- Inspect the micro-architecture states of the chip without physically opening it up



2

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

What is Instrumentation?

- A technique that inserts extra code into a program to collect runtime information
- Instrumentation approaches:
 - Source instrumentation:
 - Instrument source programs
 - Binary instrumentation:
 - Instrument executables directly

3

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Example: Instruction Count

Logically
Add counter, 0x1
Actually

→

```

sub    $0xff, %edx
counter++
cmp    %esi, %edx
counter++
jle    <L1>
counter++
mov    $0x1, %edi
counter++
add    $0x10, %eax
counter++

```

4

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

How Pin Works – High Level

- What is modified
 - New instructions are added at user defined points
 - Static addresses and references
 - Register allocation
 - Pin stack
- What is executed
 - Instrumented traces
 - Code cache

5

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

How Pin Works – High Level

- When does the modification occur
 - At run time
 - Can attach to running process

6

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Example: Instruction Trace

```

sub    $0xff, %edx
Print(ip)
cmp    %esi, %edx
Print(ip)
jle    <L1>
Print(ip)
mov    $0x1, %edi
Print(ip)
add    $0x10, %eax
Print(ip)

```

7

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Instrumentation vs. Simulation

- Advantages of Simulation:
 - Detailed modeling of processors
 - Can model non-existing hardware
- Advantages of Instrumentation:
 - Easy to prototype
 - Fast to run (allowing complete runs)

8

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Usage in Architecture

- How is Instrumentation used in Computer Architecture?
 - Trace Generation
 - Branch Predictor and Cache Modeling
 - Fault Tolerance Study
 - Emulating Speculation
 - Emulating New Instructions
 - Cache Coherence Protocols

9

What is Pin?

- Easy-to-use Instrumentation:
 - Uses dynamic instrumentation
 - Do not need source code, recompilation, post-linking
- Programmable Instrumentation:
 - Provides rich APIs to write in C/C++ your own instrumentation tools (called Pintools)
- Multiplatform:
 - Supports IA-32, EM64T, Itanium, Xscale
 - Supports Linux, Windows, MacOS

10

What is Pin?

- Robust:
 - Instruments real-life applications
 - Database, search engines, web browsers, ...
 - Instruments multithreaded applications
- Efficient:
 - Applies compiler optimizations on instrumentation code

11

How to use Pin?

- Launch and instrument an application

$$\text{\$ pin -t pintool - application}$$

Instrumentation engine
(provided in kit)

Instrumentation tool
(write your own, or use one provided in kit)
- Attach to and instrument an application

$$\text{\$ pin -t pintool -pid 1234}$$

12





Pin Instrumentation APIs

- Basic APIs are architecture independent:
 - Provide common functionalities like determining:
 - Control-flow changes
 - Memory accesses
- Architecture-specific APIs
 - E.g., Info about segmentation registers on IA32
- Call-based APIs:
 - Instrumentation routines
 - Analysis routines

13





Instrumentation vs. Analysis

- Concepts borrowed from the ATOM tool:
 - Instrumentation routines define where instrumentation is inserted
 - e.g. before instruction
 - Occurs first time an instruction is executed
 - Analysis routines define what to do when instrumentation is activated
 - e.g., increment counter
 - Occurs every time an instruction is executed

14





Pintool 1: Instruction Count

```

sub    $0xff, %edx
counter ++
cmp    %esi, %edx
counter ++
jle    <L1>
counter ++
mov    $0x1, %edi
counter ++
add    $0x10, %eax
counter ++
    
```

15




Instruction Count Output

```
$ /bin/ls
Makefile atrace.o imageload.out itrace proccount Makefile.example
imageload inscount0 itrace.o proccount.o atrace imageload.o
inscount0.o itrace.out

$ pin -t inscount0 -- /bin/ls
Makefile atrace.o imageload.out itrace proccount Makefile.example
imageload inscount0 itrace.o proccount.o atrace imageload.o
inscount0.o itrace.out
Count 422838
```

16




ManualExamples/inscount0.C

```
#include <iostream>
#include "pin.h"
UINT64 icount = 0;
KNOBString> knobOutputFile(KNOB_MODE_WRITEONCE, "pintool", "o",
    "results.out", "specify output file");

void docount() { icount++; }
void Instruction(INS ins, void *v)
{
    INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)doount, IARG_END);
}
void Fini(INS32 code, void *v)
{
    FILE* outfile = fopen(knobOutputFile.Value().c_str(), "w");
    fprintf(outfile, "Count %d\n", icount);
}

int main(int argc, char * argv[])
{
    PIN_Init(argc, argv);
    INS_AddInstrumentFunction(Instruction, 0);
    PIN_AddFiniFunction(Fini, 0);
    PIN_StartProgram();
    return 0;
}
```

17




ManualExamples/inscount0.C

- Same source code works on the 4 architectures
- Pin automatically and efficiently saves/restores application state

18




Pintool 2: Instruction Trace

```

Print(ip)
sub    $0xff, %edx
Print(ip)
cmp    %esi, %edx
Print(ip)
jle    <L1>
Print(ip)
mov    $0x1, %edi
Print(ip)
add    $0x10, %eax

```

- Need to pass an argument (ip) to the analysis routine (printip())

19




Instruction Trace Output

```

$ pin -t itrace -- /bin/ls
Makefile atrace.o imageload.out itrace proccount Makefile.example
imageload inscount0 itrace.o proccount.o atrace imageload.o
inscount0.o itrace.out

$ head -4 itrace.out
0x40001e90
0x40001e91
0x40001ee4
0x40001ee5

```

20




ManualExamples/itrac.C

```

#include <stdio.h>
#include "pin.H"
FILE * trace;
void printip(void *ip) { fprintf(trace, "%p\n", ip); }
void Instruction(INS ins, void *v) {
    INS_InsertCall(ins, INS_INT_BEFORE, (AFUNPTR)printip,
        IARG_INST_PTR, IARG_END);
}
void Fini(INT32 code, void *v) { fclose(trace); }
int main(int argc, char * argv[]) {
    trace = fopen("itrac.out", "w");
    PIN_Init(argc, argv);
    INS_AddInstrumentFunction(Instruction, 0);
    PIN_AddFiniFunction(Fini, 0);
    PIN_StartProgram();
    return 0;
}

```

Argument to analysis routine

analysis routine

instrumentation routine

21

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Arguments to Analysis Routine

- IARG_INST_PTR
 - Instruction pointer (program counter) value
- IARG_PTR <pointer>
 - A pointer to some data
- IARG_REG_VALUE <register name>
 - Value of the register specified
- IARG_BRANCH_TARGET_ADDR
 - Target address of the branch instrumented

22

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Arguments to Analysis Routine

- IARG_MEMORY_READ_EA
 - Effective address of a memory read
- And many more ...
 - Refer to the Pin manual for details

23

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instrumentation Points

- Instrument points relative to an instruction:
 - Before (IPOINT_BEFORE)
 - After:
 - Fall-through edge (IPOINT_AFTER)
 - Taken edge (IPOINT_TAKEN)

```

count() → cmp    %esi, %edx
count() → jle    <L1>
count() → mov    $0x1, %edi
                        mov    $0x8, %edi
          
```

24




Instrumentation Granularity

- Instrumentation with Pin can be done at 3 different granularities:
 - Instruction
 - Basic block
 - A sequence of instructions terminated at a (conditional or unconditional) control-flow changing instruction
 - Single entry, single exit
 - Trace
 - A sequence of basic blocks terminated at an unconditional control-flow changing instruction
 - Single entry, multiple exits

25




Instrumentation Granularity

- 1 Trace, 2 basic blocks, 6 instructions

sub	\$0xff,	%edx
Cmp	%esi,	%edx
jle	<L1>	
mov	\$ 0x1,	%edi
add	\$0x10,	%eax
jmp	<L2>	

26




Instruction Count

- Recap of Pintool 1: Instruction Count

```

counter ++
sub $0xff, %edx
counter ++
cmp %esi, %edx
counter ++
jle <L1>
counter ++
mov $0x1, %edi
counter ++
add $0x10, %eax
          
```

- Straightforward, but the counting can be more efficient

27

Faster Instruction Count

- Reduce the number of calls made to analysis routine

```

counter += 3
sub $0xfff, %edx
cmp %esi, %edx
jle <L1>
counter += 2
mov $0x1, %edi
add $0x10, %eax
            
```

basic blocks (bb1)

28

ManualExamples/inscount1.C

```

#include <iostream>
#include "pin.h"
UINT64 lcount = 0;
KNOB<string> KnobOutputFile(KNOB_MODE_WRITEONCE, "pintool", "o",
                           "results.out", "specify output file");

void docount(INT32 c) {lcount += c;}

void Trace(TRACE trace, void *v) {
    for (BBL bbl = TRACE_BblHead(trace);
         BBL_Valid(bbl); bbl = BBL_Next(bbl)) {
        BBL_InstrCall(bbl, TRICNT_RESPONSE, (AFTERPTR)doount,
                      IARG_UINT32, BBL_NumIns(bbl), IARG_END);
    }
}

void Fini(INT32 code, void *v)
{
    FILE* outfile = fopen(KnobOutputFile.Value().c_str(), "w");
    fprintf(outfile, "Count %d\n", lcount);
}

int main(int argc, char * argv[])
{
    PIN_Init(argc, argv);
    TSB_AddInstrumentFunction(Instrumentation, 0);
    PIN_AddFiniFunction(Fini, 0);
    PIN_StartProgram();
    return 0;
}
            
```

29

Modifying Program Behavior

- Pin allows you not only observing but also changing program behavior
- Ways to change program behavior:
 - Add/delete instructions
 - Change register values
 - Change memory values
 - Change control flow
 - Inject errors

30

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Example: Emulation of Loads

```

sub    $0x11c,%esp
mov     0xc(%ebp),%eax
add     $0x128,%eax
mov     0x8(%ebp),%edi
xor     %eax,%edi

```

31

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Multithreading Support

- Notify the pintool when a thread is created or exited
- Provide a "thread id" for pintools to identify a thread
- Provide locks for pintools to access shared data structures

32

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Multithreaded Programs

```

$ pin -mt -t mtest -- thread
Creating thread
Creating thread
Joined 0
Joined 1
$ cat mtest.out
0x400109a8: 0
thread begin 1 sp 0x80acc00 flags f00
0x4001d38: 1
thread begin 3 sp 0x43305bd8 flags f21
0x40011220: 3
thread begin 2 sp 0x42302bd8 flags f21
0x40010e15: 2
0x40005cdc: 2
thread end 3 code 0
0x40005e90: 0
0x40005e90: 0
thread end 2 code 0
thread end 1 code 0

```

33

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Debugging Pintools

- Invoke gdb with your pintool (but don't use "run")


```
$ gdb inascount0
(gdb)
```
- On another window, start your pintool with "-pause_tool"


```
$ pin -pause_tool 5 -t inascount0 -- /bin/ls
Pausing to attach to pid 32017
```
- Go back to gdb:
 - Attach to the process
 - Use "cont" to continue execution; can set breakpoints as usual

```
(gdb) attach 32017
(gdb) break main
(gdb) cont
```

34

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Performance Models

- Branch Predictor Models
 - PC of conditional instructions
 - Direction Predictor: Taken/not-taken information
 - Target Predictor: PC of target instruction if taken
- Cache Models
 - Thread ID (if multi-threaded workload)
 - Memory address
 - Size of memory operation
 - Type of memory operation (Read/Write)

35

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Branch Predictor Model

```

graph LR
    Pin[Pin] -- "API data" --> BPSim[BPSim Pin Tool]
    BPSim -- "API()" --> Pin
    BPSim -- "Branch Instr info" --> BP[BP Model]
    BP -- "Analysis Routines" --> BPSim
    subgraph Instrumentation_Routines [Instrumentation Routines]
        Pin
        BPSim
    end
    subgraph Analysis_Routines [Analysis Routines]
        BP
    end
  
```

- BPSim Pin Tool
 - Instrument all branches
 - Uses API to set up call backs to analysis routines
- Branch Predictor Model:
 - Detailed branch predictor simulator

36

Branch Predictor Implementation

ANALYSIS

```

BranchPredictor myBP;

VOID ProcessBranch(ADDRINT PC, ADDRINT targetPC, bool BrTaken) {
    BP_Info pred = myBP.GetPrediction( PC );
    if( pred.Taken != BrTaken ) {
        // Direction Mispredicted
    }
    if( pred.predTarget != targetPC ) {
        // Target Mispredicted
    }
}

VOID Instruction(INS ins, VOID *v)
{
    if( INS_IsDirectBranchOrCall(ins) || INS_HasFallThrough(ins) )
        INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR) ProcessBranch,
            ADDRINT, INS_Address(ins),
            IARG_UINT32, INS_DirectBranchOrCallTargetAddress(ins),
            IARG_BRANCH_TAKEN, IARG_END);
}

int main() {
    PIN_Init();
    INS_AddInstrumentationFunction(Instruction, 0);
    PIN_StartProgram();
}

```

MAIN

37

Branch Predictor Implementation

ANALYSIS

```

BranchPredictor myBP;

VOID ProcessBranch(ADDRINT PC, ADDRINT targetPC, bool BrTaken) {
    BP_Info pred = myBP.GetPrediction( PC );
    if( pred.Taken != BrTaken ) {
        // Direction Mispredicted
    }
    if( pred.predTarget != targetPC ) {
        // Target Mispredicted
    }
}

VOID Instruction(INS ins, VOID *v)
{
    if( INS_IsDirectBranchOrCall(ins) || INS_HasFallThrough(ins) )
        INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR) ProcessBranch,
            ADDRINT, INS_Address(ins),
            IARG_UINT32, INS_DirectBranchOrCallTargetAddress(ins),
            IARG_BRANCH_TAKEN, IARG_END);
}

int main() {
    PIN_Init();
    INS_AddInstrumentationFunction(Instruction, 0);
    PIN_StartProgram();
}

```

MAIN

38

Branch Predictor Implementation

ANALYSIS

```

BranchPredictor myBP;

VOID ProcessBranch(ADDRINT PC, ADDRINT targetPC, bool BrTaken) {
    BP_Info pred = myBP.GetPrediction( PC );
    if( pred.Taken != BrTaken ) {
        // Direction Mispredicted
    }
    if( pred.predTarget != targetPC ) {
        // Target Mispredicted
    }
}

VOID Instruction(INS ins, VOID *v)
{
    if( INS_IsDirectBranchOrCall(ins) || INS_HasFallThrough(ins) )
        INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR) ProcessBranch,
            ADDRINT, INS_Address(ins),
            IARG_UINT32, INS_DirectBranchOrCallTargetAddress(ins),
            IARG_BRANCH_TAKEN, IARG_END);
}

int main() {
    PIN_Init();
    INS_AddInstrumentationFunction(Instruction, 0);
    PIN_StartProgram();
}

```

MAIN

39

Performance Models

- Branch Predictor Models
 - PC of conditional instructions
 - Direction Predictor: Taken/not-taken information
 - Target Predictor: PC of target instruction if taken
- Cache Models
 - Thread ID (if multi-threaded workload)
 - Memory address
 - Size of memory operation
 - Type of memory operation (Read/Write)

40

Cache Simulators

- Cache Pin Tool
 - Instruments all instructions that reference memory
 - Use API to set up call backs to analysis routines
- Cache Model:
 - Detailed cache simulator

41

Cache Implementation

```

CACHE_t CacheHierarchy[MAX_NUM_THREADS][MAX_NUM_LEVELS];

VOID MemRef(int tid, ADDRINT addrStart, int size, int type) {
    for(addr=addrStart; addr<(addrStart+size); addr+=CACHE_SIZE)
        LookupHierarchy( tid, FIRST_LEVEL_CACHE, addr, type);
}

VOID LookupHierarchy(int tid, int level, ADDRINT addr, int accessType){
    result = cacheHit[tid][cacheLevel]>>Lookup(addr, accessType);
    if( result == CACHE_MISS ) {
        if( level == LAST_LEVEL_CACHE ) return;
        LookupHierarchy( tid, level+1, addr, accessType);
    }
}

VOID Instruction(INS ins, VOID *v)
{
    if( INS_IsMemoryRead( ins ) )
        INS_GetCall( ins, EXOPNT, RESPONSE, (AFINSTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYREAD_EA, IARG_MEMORYREAD_SIZE,
            IARG_UINT32, ACCESS_TYPE_LOAD, IARG_END);
    if( INS_IsMemoryWrite( ins ) )
        INS_GetCall( ins, EXOPNT, RESPONSE, (AFINSTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYWRITE_EA, IARG_MEMORYWRITE_SIZE,
            IARG_UINT32, ACCESS_TYPE_STORE, IARG_END);
}

int main() {
    PIN_Init();
    INS_AddInstrumentationFunction(Instruction, 0);
    PIN_StartProgram();
}

```

42

14

Secure, Trusted, and Assured Microelectronics

Arizona State University

Cache Implementation

```

CACHE_t CacheHierarchy[MAX_NUM_THREADS][MAX_NUM_LEVELS];

VOID MemRef(int tid, ADDRINT AddrStart, int size, int type) {
    For(addr=AddrStart; addr<(AddrStart+size); addr+=LINE_SIZE)
        LookupHierarchy( tid, FIRST_LEVEL_CACHE, addr, type);
}

VOID LookupHierarchy(int tid, int level, ADDRINT addr, int accessType){
    result = cachetier[tid][cachelvl->Lookup(addr, accessType)];
    if( result == CACHE_MISS ) {
        if( level == LAST_LEVEL_CACHE ) return;
        LookupHierarchy( tid, level+1, addr, accessType);
    }
}

VOID Instruction(INS ins, VOID *v)
{
    if( INS_IsMemoryRead(ins) )
        INS_InstrCall( ins, IPPOINT_BEFORE, (AFUNPTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYREAD_EA, IARG_MEMORYREAD_SIZE,
            IARG_UINT32, ACCESS_TYPE_LOAD, IARG_END);
    if( INS_IsMemoryWrite(ins) )
        INS_InstrCall( ins, IPPOINT_BEFORE, (AFUNPTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYWRITE_EA, IARG_MEMORYWRITE_SIZE,
            IARG_UINT32, ACCESS_TYPE_STORE, IARG_END);
}

int main() {
    PIN_Init();
    INS_AddInstrumentationFunction(Instruction, 0);
    PIN_StartProgram();
}
    
```

43

Secure, Trusted, and Assured Microelectronics

Arizona State University

Cache Implementation

```

CACHE_t CacheHierarchy[MAX_NUM_THREADS][MAX_NUM_LEVELS];

VOID MemRef(int tid, ADDRINT AddrStart, int size, int type) {
    For(addr=AddrStart; addr<(AddrStart+size); addr+=LINE_SIZE)
        LookupHierarchy( tid, FIRST_LEVEL_CACHE, addr, type);
}

VOID LookupHierarchy(int tid, int level, ADDRINT addr, int accessType){
    result = cachetier[tid][cachelvl->Lookup(addr, accessType)];
    if( result == CACHE_MISS ) {
        if( level == LAST_LEVEL_CACHE ) return;
        LookupHierarchy( tid, level+1, addr, accessType);
    }
}

VOID Instruction(INS ins, VOID *v)
{
    if( INS_IsMemoryRead(ins) )
        INS_InstrCall( ins, IPPOINT_BEFORE, (AFUNPTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYREAD_EA, IARG_MEMORYREAD_SIZE,
            IARG_UINT32, ACCESS_TYPE_LOAD, IARG_END);
    if( INS_IsMemoryWrite(ins) )
        INS_InstrCall( ins, IPPOINT_BEFORE, (AFUNPTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYWRITE_EA, IARG_MEMORYWRITE_SIZE,
            IARG_UINT32, ACCESS_TYPE_STORE, IARG_END);
}

int main() {
    PIN_Init();
    INS_AddInstrumentationFunction(Instruction, 0);
    PIN_StartProgram();
}
    
```

44

Secure, Trusted, and Assured Microelectronics

Arizona State University

Reducing Pintool's Overhead

Pintool's Overhead

Instrumentation Routines Overhead + Analysis Routines Overhead

Frequency of calling an Analysis Routine x Work required in the Analysis Routine

Work required for transitioning to Analysis Routine + Work done inside Analysis Routine

45

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Optimization

- Reducing Frequency of Calling Analysis Routines
 - Key:
 - Instrument at the largest granularity whenever possible:
 - Trace > Basic Block > Instruction

46

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Conclusions

- Pin
 - Build your own architectural tools with ease
 - Run on multiple platforms:
 - IA-32, EM64T, Itanium, and XScale
 - Linux, Windows, MacOS
 - Work on real-life applications
 - Efficient instrumentation

47

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Next Lecture Module

- Single-cycle & Multi-cycle Architectures

48
