

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

CSE 520

Computer Architecture II

Processor Pipelining

Prof. Michel A. Kinsy


1

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Central Processing Unit (CPU)

- Central Processing Unit (CPU) Organization
- CPU Execution Process
 - Fetch Instruction
 - Decode Instruction
 - Execute Operation
 - Memory Operation
 - Register Writeback Operation



```
graph TD; A[Fetch Instruction] --> B[Decode<br/>Increment PC<br/>Read registers]; B --> C[ALU Operation<br/>Or<br/>Branch Address]; C --> D[Data Memory<br/>Operation]; D --> E[Write Back]; E --> A;
```

2


STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

CPU Control

Signal name	Effect when de-asserted	Effect when asserted
RegDst	The destination register number comes from <i>rs2</i>	The destination register number comes from <i>rd</i>
RegWrite	None	Destination register is written with value on <i>Write data</i>
ALUSrc	2 nd ALU operand comes from <i>Read Data 2</i>	2 nd ALU operand is the sign extended, of some bits of the instruction
PCSrc	The <i>PC</i> is replaced by <i>PC + 4</i>	The <i>PC</i> is replaced by the branch target address
MemRead	None	Memory is read
MemWrite	None	Memory is written
MemtoReg	The value to the register <i>Write data</i> input comes from the ALU	The value to the register <i>Write data</i> input comes from the data memory

3



4


STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Execution Flows

Instruction class	Functional Units used by the instruction class				
R-type	Instruction fetch	Register access	ALU	Register access	

5




6

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS


ASU Engineering
Arizona State University

Instruction Opcode	Instruction Operation	ALU Op	func3	func7	Effective ALU Operation	ALU Control
LW	Load word	100	010	xxxxxxx	Add	000000
SW	Store word	101	010	xxxxxxx	Add	000000
BEQ	Branch equal	010	000	xxxxxxx	Subtract	001000
R-type	ADD	000	000	0000000	Add	000000
R-type	SUB	000	000	0100000	Subtract	001000
R-type	AND	000	111	0000000	and	000111
R-type	OR	000	110	0000000	Or	000110
R-type	SLT	000	010	0000000	Set-less-than	000010


7




8




9




10




11




12




13



14



15




16

ALU Operation

Instruction Opcode	Instruction Operation	ALU Op	func3	func7	Effective ALU Operation	ALU Control
LW	Load word	100	010	xxxxxxx	Add	000000
SW	Store word	101	010	xxxxxxx	Add	000000
BEQ	Branch equal	010	000	xxxxxxx	Subtract	001000
R-type	ADD	000	000	0000000	Add	000000
R-type	SUB	000	000	0100000	Subtract	001000
R-type	AND	000	111	0000000	and	000111
R-type	OR	000	110	0000000	Or	000110
R-type	SLT	000	010	0000000	Set-less-than	000010


17




18

Instruction Execution Flows					
Instruction class	Functional Units used by the instruction class				
R-type	Instruction fetch	Register access	ALU	Register access	
Load word	Instruction fetch	Register access	ALU	Memory access	Register access

19



20



21

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Execution Flows

Instruction class	Functional Units used by the instruction class				
R-type	Instruction fetch	Register access	ALU	Register access	
Load word	Instruction fetch	Register access	ALU	Memory access	Register access
Store word	Instruction fetch	Register access	ALU	Memory access	
Branch	Instruction fetch	Register access	ALU		
Jump	Instruction fetch				

22

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

CPU Control

Instruction	RegDest	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch
R-format	1	0	0	1	0	0	0
lw	0	1	1	1	1	0	0
sw	X	1	X	0	0	1	0
beq	X	0	X	0	0	0	1


23

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS


ASU Engineering
Arizona State University

Central Processing Unit (CPU)


- Central Processing Unit (CPU) Organization
- CPU Execution Process
 - Fetch Instruction
 - Decode Instruction
 - Execute Operation
 - Memory Operation
 - Register Writeback Operation




24




25




26



27



28




29


Multi-Cycle RISC-V Processor

- Single cycle processor
 - The cycle time has to be long enough for the slowest instruction to complete
 - CPI = 1
- Multi-cycle Implementation
 - Instructions are broken into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
 - The cycle time has to be long enough for the slowest step to complete

30



STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS




ASU Engineering
Arizona State University

Multi-Cycle RISC-V Processor


- The advantages of the multiple cycle processor
 - Cycle time is much shorter
 - Different instructions take different number of cycles to complete
 - Load takes five cycles
 - Jump only takes three cycles
 - CPI is between 3 and 5

```
addi x10, x10, 413
beq x11, x10, label
```

31




STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS




ASU Engineering
Arizona State University

Multi-Cycle RISC-V Processor


```
addi x10, x10, 413
beq x11, x10, label
```



32




STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS




ASU Engineering
Arizona State University

Multi-Cycle RISC-V Processor

```
addi x10, x10, 413
beq x11, x10, label
```



33



34


Multi-Cycle RISC-V Processor

- Although CPI increased overall execution time is shortened, so performance is improved!


$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \cdot \frac{\text{Cycles}}{\text{Instruction}} \cdot \frac{\text{Time}}{\text{Cycle}}$$

- Performance can be improved even more with pipelining!


35




36




37




38



39



40




41


Instruction Execution Stages

Instruction class	CPU stages used by the instruction class				
R-type	Instruction fetch	Instruction Decode	Execute	Writeback	
Load word	Instruction fetch	Instruction Decode	Execute	Memory Access	Writeback
Store word	Instruction fetch	Instruction Decode	Execute	Memory Access	
Branch	Instruction fetch	Instruction Decode	Execute		
Jump	Instruction fetch	Instruction Decode			


42




43




44




45



46



47



48

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Task Pipelining

- Time-to-completion: time to completely execute a certain task
 - Laundry load time-to-completion is 75
- Throughput: amount of work that can be done over a period of time
- Pipelining:
 - Potential speedup related to number of stages
 - Time to "fill" pipeline and time to "drain" it reduces speedup

49



STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Task Pipelining

- How to move from stage to stage?
 
- Buffers/ Registers
 

50


STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering


Arizona State University

Ideal Pipeline



- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal

51



52

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Next Review Module

- Structural, Data and control hazards

53
