

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

CSE 520

Computer Architecture II

Structural, Data and Control Hazards


Prof. Michel A. Kinsy

1

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

5-Stage RISC-V Pipelining




2


STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University


Single Cycle RISC-V CPU




3




4




5




6




7




8




9




10




11




12




13




14




15




16




17




18




19




20



21



22




23


Instruction Interactions

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
 - Structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data calculation
 - Data hazard
 - Dependence may be for calculating the next address
 - Control hazard (branches, interrupts)


24




25



26



27




28

Structural Hazard

- Consider the following instruction sequence

```
lw x1, 8(x2)
sw x3, 24(x4)
add x5, x6, x7
sub x8, x6, x7
lw x1, 4(x2)
```

29



30

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Interactions

IFetch

Decode

Execute

Writeback

WB

IFetch

Decode

Execute

Writeback

WB

sub t0,t1,t2

add t3,t4,t5

add t6,t2,s3

sub t1,s3,s2

lw t2,t6(t4)

add t5,t5,s2

sw t0,t6(s3)

31

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Interactions

IFetch

Decode

Execute

Writeback

WB

IFetch

Decode

Execute

Writeback

WB

sub t0,t1,t2

add t3,t4,t5

add t6,t2,s3

sub t1,s3,s2

lw t2,t6(t4)

add t5,t5,s2

sw t0,t6(s3)

32

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Instruction Interactions

IFetch

Decode

Execute

Writeback

WB

IFetch

Decode

Execute

Writeback

WB

IFetch

Decode

Execute

Writeback

WB

sub t0,t1,t2

add t3,t4,t5

add t6,t2,s3


sub t1,s3,s2

lw t2,t6(t4)


add t5,t5,s2

sw t0,t6(s3)


33




34




35




36




37




38




39




40




41




42



43



44



45

Diagram illustrating pipeline stalls. The diagram shows two instructions being processed by a 5-stage pipeline (IF, ID, EX, MA, WB) over time steps 10 to 17.

Instruction (0): $r1 \leftarrow (r0) + 10$

Instruction (1): $r4 \leftarrow (r1) + 17$

The diagram shows that Instruction (1) is stalled for two cycles (time 12 and 13) because it needs the value of $r1$, which is not available until Instruction (0) completes its write-back (WB) stage at time 13. This is labeled as "stalled stages".

46



STAM Center
SYSTEMS, THEORY, AND ARCHITECTURE RESEARCH CENTER



ASU Engineering
Arizona State University

Stalled Stages and Pipeline

- Pipelining was introduced to improve performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Cycles}}{\text{Instruction}} * \frac{\text{Time}}{\text{Cycle}}$$

- But with stalling, CPI will go up
- So we need a way to reduce stalling cycles!

47



Next Learning Module

- CPU: Hazard Resolution

48