


CSE 520

Computer Architecture II


Structural, Data and Control Hazards

Prof. Michel A. Kinsy


5-Stage RISC-V Pipelining




Single Cycle RISC-V CPU




Multi-Stage RISC-V CPU



Pipelined Datapath




5-Stage Pipelined




Time
Instruction1 t_0 t_1 t_2 t_3 t_4 t_5 t_6 t_7

IF_1

5-Stage Pipelined




5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
Instruction1	IF ₁	ID ₁	EX ₁						
Instruction2		IF ₂	ID ₂						
Instruction3			IF ₃						

5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
Instruction1	IF ₁	ID ₁	EX ₁	MA ₁					
Instruction2		IF ₂	ID ₂	EX ₂					
Instruction3			IF ₃	ID ₃					
Instruction4				IF ₄					

5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
Instruction1	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
Instruction2		IF ₂	ID ₂	EX ₂	MA ₂				
Instruction3			IF ₃	ID ₃	EX ₃				
Instruction4				IF ₄	ID ₄				
Instruction5					IF ₅				

5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
Instruction1	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
Instruction2		IF ₂	ID ₂	EX ₂	MA ₂	WB ₂			
Instruction3			IF ₃	ID ₃	EX ₃	MA ₃			
Instruction4				IF ₄	ID ₄	EX ₄			
Instruction5					IF ₅	ID ₅			

5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
Instruction1	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
Instruction2		IF ₂	ID ₂	EX ₂	MA ₂	WB ₂			
Instruction3			IF ₃	ID ₃	EX ₃	MA ₃	WB ₃		
Instruction4				IF ₄	ID ₄	EX ₄	MA ₄		
Instruction5					IF ₅	ID ₅	EX ₅		

5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
Instruction1	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
Instruction2		IF ₂	ID ₂	EX ₂	MA ₂	WB ₂			
Instruction3			IF ₃	ID ₃	EX ₃	MA ₃	WB ₃		
Instruction4				IF ₄	ID ₄	EX ₄	MA ₄	WB ₄	
Instruction5					IF ₅	ID ₅	EX ₅	MA ₅	

5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
Instruction1	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
Instruction2		IF ₂	ID ₂	EX ₂	MA ₂	WB ₂			
Instruction3			IF ₃	ID ₃	EX ₃	MA ₃	WB ₃		
Instruction4				IF ₄	ID ₄	EX ₄	MA ₄	WB ₄	
Instruction5					IF ₅	ID ₅	EX ₅	MA ₅	WB ₅

5-Stage Pipelined




Time	t0	t1	t2	t3	t4	t5	t6	t7	
instruction1	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
instruction2		IF ₂	ID ₂	EX ₂	MA ₂	WB ₂			
instruction3			IF ₃	ID ₃	EX ₃	MA ₃	WB ₃		
instruction4				IF ₄	ID ₄	EX ₄	MA ₄	WB ₄	
instruction5					IF ₅	ID ₅	EX ₅	MA ₅	WB ₅

5-Stage Pipelined



	time	t0	t1	t2	t3	t4	t5	t6	t7	...
IF			I ₁	I ₂	I ₃	I ₄	I ₅			
ID				I ₁	I ₂	I ₃	I ₄	I ₅		
EX				I ₁	I ₂	I ₃	I ₄	I ₅		
MA					I ₁	I ₂	I ₃	I ₄	I ₅	
WB						I ₂	I ₁	I ₂	I ₃	I ₄

Multi-Stage & Control Signals



Execution Simulation

- Consider the following instruction sequence

```
lw  x1, 8(x2)
```


```
sw  x3, 24(x4)
```

```
add x5, x6, x7
```


```
sub x8, x6, x7
```

```
lw  x1, 4(x2)
```


Execution Simulation: Cycle 1




Execution Simulation: Cycle 2




Execution Simulation: Cycle 3



Execution Simulation: Cycle 4




Execution Simulation: Cycle 5




Instruction Interactions

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
 - Structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data calculation
 - Data hazard
 - Dependence may be for calculating the next address
 - Control hazard (branches, interrupts)


Single Cycle RISC-V CPU




Multi-Stage RISC-V CPU



Program memory management



Multi-Stage RISC-V CPU



Structural Hazard

- Consider the following instruction sequence

```
lw  x1, 8(x2)
```


```
sw  x3, 24(x4)
```

```
add x5, x6, x7
```


```
sub x8, x6, x7
```

```
lw  x1, 4(x2)
```


Structural Hazard




Instruction Interactions




Instruction Interactions



Instruction Interactions



Instruction Interactions




Instruction Interactions


- Supposed that we have the following set of instructions:

```
sub t0,t1,t2  
add t3,t0,t4  
add t5,t0,t6  
sub s2,s3,t0  
lw  s4,16(t0)  
add s4,s4,s2  
sw  s4,16(t0)
```


Instruction Interactions




Instruction Interactions




Instruction Interactions




Instruction Interactions




Instruction Interactions




Instruction Interactions




Instruction Interactions



Instruction Interactions




Instruction Interactions





sub t0,t1,t2
add t3,t0,t4
add t5,t0,t6
sub s2,s3,t0
lw s4,16(t0)
add s4,s4,t7
sw s4,16(t0)

Instruction Interactions



Stalled Stages and Pipeline



Stalled Stages and Pipeline

- Pipelining was introduced to improve performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Cycles}}{\text{Instruction}} * \frac{\text{Time}}{\text{Cycle}}$$

- But with stalling, CPI will go up
- So we need a way to reduce stalling cycles!

Next Learning Module

- CPU: Hazard Resolution