


STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering
Arizona State University


CSE 520

Computer Architecture II


CPU: Hazard Resolution

Prof. Michel A. Kinsy

1



STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS




ASU Engineering
Arizona State University


Instruction Interactions

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
 - Structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data calculation
 - Data hazard
 - Dependence may be for calculating the next address
 - Control hazard (branches, interrupts)


2



3



4



5

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

6

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Resolving Data Hazards

- Strategy 3: Speculate on the dependence
 - Two cases:
 - Guessed correctly
 - Do nothing
 - Guessed incorrectly
 - Kill and restart

7

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Source and Destination Registers

	7	6	5	4	3	2	1	0
R-type	func7	rd	rs2	rs1	func3	rd	rs1	opcode
I-type	imm[14:0]	rd	rs2	rs1	func3	rd	rs1	opcode
S-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode
SB-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode
UI-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode
LI-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode

$ALU \quad rd \leftarrow (rs1) [func3, func7] (rs2)$
 $ALUi \quad rd \leftarrow (rs1) [func3] i-imm$
 $rd \leftarrow (rs1) [func3, inst[30]] i-imm[4:0]$

source(s)
 $rs1, rs2$
 $rs1$
 $rs1$

destination
 rd
 rd
 rd

8

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Source and Destination Registers

	7	6	5	4	3	2	1	0
R-type	func7	rd	rs2	rs1	func3	rd	rs1	opcode
I-type	imm[14:0]	rd	rs2	rs1	func3	rd	rs1	opcode
S-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode
SB-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode
UI-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode
LI-type	imm[14:0]	rd	rs2	rs1	func3	imm[4:0]	rd	opcode

$ALU \quad rd \leftarrow (rs1) [func3, func7] (rs2)$
 $ALUi \quad rd \leftarrow (rs1) [func3] i-imm$
 $rd \leftarrow (rs1) [func3, inst[30]] i-imm[4:0]$
 $LW \quad rd \leftarrow M[(rs1) + imm]$
 $SW \quad M[(rs1) + imm] \leftarrow (rs2)$
 $LUI \quad rd \leftarrow U-imm$
 $AUIPC \quad rd \leftarrow pc + U-imm$

source(s)
 $rs1, rs2$
 $rs1$
 $rs1$
 $rs1$
 $rs1, rs2$

destination
 rd
 rd
 rd
 rd
 rd
 rd

9

Source and Destination Registers	
	source(s) destination
ALU $rd \leftarrow (rs1) [func3, func7] (rs2)$	rs1, rs2 rd
ALUI $rd \leftarrow (rs1) [func3] l-imm$	rs1 rd
LD $rd \leftarrow (rs1) [func3, inst[30]] l-imm[4:0]$	rs1 rd
LW $rd \leftarrow M[(rs1) + imm]$	rs1 rd
SW $M[(rs1) + imm] \leftarrow (rs2)$	rs1, rs2
LUI $rd \leftarrow U-imm$	rd
AUIPC $rd \leftarrow pc + U-imm$	rd
JAL $rd \leftarrow pc + 4$	rd
JALR $pc \leftarrow pc + J-imm$	rd
JALR $rd \leftarrow pc + 4$	rs1 rd
BR $pc \leftarrow (rs1 + l-imm) \& \sim 0x01$	
BR $pc \leftarrow compare(func3, rs1, rs2) ?$	rs1, rs2
BR $pc \leftarrow B-imm : pc + 4$	

10

Types of Data Hazards	
<ul style="list-style-type: none"> Consider executing a sequence of $r_n \leftarrow (r_i) \text{ op } (r_j)$ type of instructions 	
Data-dependence $r_3 \leftarrow (r_1) \text{ op } (r_2)$ Read-after-Write $r_5 \leftarrow (r_3) \text{ op } (r_4)$ (RAW) hazard	
Anti-dependence $r_3 \leftarrow (r_1) \text{ op } (r_2)$ Write-after-Read $r_4 \leftarrow (r_4) \text{ op } (r_3)$ (WAR) hazard	
Output-dependence $r_3 \leftarrow (r_1) \text{ op } (r_2)$ Write-after-Write $r_3 \leftarrow (r_6) \text{ op } (r_7)$ (WAW) hazard	

11

Data Hazards: An Example	
I_1 ADD	x6, x6, x4
I_2 LW	x2, 44(x3)
I_3 SUB	x5, x2, x4
I_4 AND	x8, x6, x2
I_5 SUB	x10, x5, x6
I_6 ADD	x6, x8, x2
RAW Hazards	

12

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Data Hazards: An Example

I_1	ADD	$x6,$	$x6,$	$x4$
I_2	LW	$x2,$	$44(x3)$	
I_3	SUB	$x5,$	$x2,$	$x4$
I_4	AND	$x8,$	$x6,$	$x2$
I_5	SUB	$x10,$	$x5,$	$x6$
I_6	ADD	$x6,$	$x8,$	$x2$

RAW Hazards
WAR Hazards

13

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Data Hazards: An Example

I_1	ADD	$x6,$	$x6,$	$x4$
I_2	LW	$x2,$	$44(x3)$	
I_3	SUB	$x5,$	$x2,$	$x4$
I_4	AND	$x8,$	$x6,$	$x2$
I_5	SUB	$x10,$	$x5,$	$x6$
I_6	ADD	$x6,$	$x8,$	$x2$

RAW Hazards
WAR Hazards
WAW Hazards

14

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Data Hazards: An Example

I_1	ADD	$x6,$	$x6,$	$x4$
I_2	LW	$x2,$	$44(x3)$	
I_3	SUB	$x5,$	$x2,$	$x4$
I_4	AND	$x8,$	$x6,$	$x2$
I_5	SUB	$x10,$	$x5,$	$x6$
I_6	ADD	$x6,$	$x8,$	$x2$

RAW Hazards
WAR Hazards
WAW Hazards

15

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

16

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Interlocks to resolve Data Hazards

Stall Condition

...
 $x1 \leftarrow x2 + 10$
 $x4 \leftarrow x1 + 17$
 ...

17

STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering

Arizona State University

Interlock Control Logic

stall

we ws rs1 rs2 rd1 rd2 imm addr data mem wdata

18

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Deriving the Stall Signal

Cdest
 ws = Case opcode
 ALU, ALUI → rd
 LW, LUI → rd
 JAL, JALR, AUIPC → rd

 we = Case opcode
 ALU, ALUI, LW, LUI → (ws != 0)
 JAL, JALR, AUIPC → on
 ... → off

Cse
 re1 = Case opcode
 ALU, ALUI,
 LW, SW, BR, → on
 JALR → off
 LUI, JAL, AUIPC → off

 re2 = Case opcode
 ALU, SW, BR → on
 ... → off

$$C_{stall} = ((rs1d = ws), we1 +$$

$$(rs1d = wsw), we1 +$$

$$(rs1d = wsw), we1 + re1d +$$

$$(rs2d = wsw), we1 +$$

$$(rs2d = wsw), we1 + re2d$$

19

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Interlock Control Logic

20

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

21

Feedback to Resolve Hazards

- Later stages provide dependence information to earlier stages which can stall (or kill) instructions
- Controlling a pipeline in this manner works provided the instruction at stage $i+1$ can complete without any interference from instructions in stages 1 to i
 - Otherwise deadlocks may occur

22

Bypassing


- Each stall or kill introduces a bubble in the pipeline $\rightarrow \text{CPI} > 1$

23

Adding a Bypass

...
 $x1 \leftarrow x2 + 10$
 $x4 \leftarrow x1 + 17$
 ...

24



25

Why a program may have CPI > 1

- Why an Instruction may not be dispatched every cycle (CPI>1)?
 - Full bypassing may be too expensive to implement
 - Typically all frequently used paths are provided
 - Some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
 - Loads have two cycle latency
 - Instruction after load cannot use load result
 - Some ISA define *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard)

26

Next Learning Module

- CPU performance evaluation

27
