

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

CSE 520
Computer Architecture II

CPU: Hazard Resolution

Prof. Michel A. Kinsky

1


STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering


Instruction Interactions

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
 - Structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data calculation
 - Data hazard
 - Dependence may be for calculating the next address
 - Control hazard (branches, interrupts)


2




3



4



5



6

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

Resolving Data Hazards

- Strategy 3: Speculate on the dependence
 - Two cases:
 - Guessed correctly
 - Do nothing
 - Guessed incorrectly
 - Kill and restart

7

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

Source and Destination Registers

	source(s)	destination
ALU	rd \leftarrow (rs1) [func3,func7] (rs2)	rs1, rs2
ALUi	rd \leftarrow (rs1) [func3] l-imm	rs1
	rd \leftarrow (rs1) [func3, inst[30]] l-imm[4:0]	rs1

8

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

Source and Destination Registers

	source(s)	destination
ALU	rd \leftarrow (rs1) [func3,func7] (rs2)	rs1, rs2
ALUi	rd \leftarrow (rs1) [func3] l-imm	rs1
	rd \leftarrow (rs1) [func3, inst[30]] l-imm[4:0]	rs1
LW	rd \leftarrow M [(rs1) + imm]	rs1
SW	M [(rs1) + imm] \leftarrow (rs2)	rs1, rs2
LUI	rd \leftarrow U-imm	rd
AUIPC	rd \leftarrow pc + U-imm	rd

9

Source and Destination Registers		source(s)	destination
ALLU	$rd \leftarrow (rs1)[func3, func7](rs2)$	rs1, rs2	rd
ALLU'	$rd \leftarrow (rs1)[func3] \cdot l-imm$	rs1	rd
	$rd \leftarrow (rs1)[func3, inst[30]] \cdot l-imm[4:0]$	rs1	rd
LW	$rd \leftarrow M[rs1 + imm]$	rs1	rd
SW	$M[rs1 + imm] \leftarrow (rs2)$	rs1, rs2	
UI	$rd \leftarrow U-imm$		rd
AUIPC	$rd \leftarrow pc + U-imm$		rd
JAL	$rd \leftarrow pc + 4$		rd
	$pc \leftarrow pc + J-imm$		
JALR	$rd \leftarrow pc + 4$	rs1	rd
	$pc \leftarrow (rs1 + l-imm) \& \sim 0x01$		
BR	$pc \leftarrow \text{compare}(func3, rs1, rs2) ? pc + B-imm : pc + 4$	rs1, rs2	

10

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS	ASU Arizona State University Engineering
<h2>Types of Data Hazards</h2> <ul style="list-style-type: none">Consider executing a sequence of $r_k \leftarrow (r_i) \text{ op } (r_j)$ type of instructions	

11

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS


ASU Arizona State University
Engineering
Arizona State University

Data Hazards: An Example


I_1	ADD	x6,	x6,	x4
I_2	LW	x2,	44(x3)	
I_3	SUB	x5,	x2,	x4
I_4	AND	x8,	x6,	x2
I_5	SUB	x10,	x5,	x6
I_6	ADD	x6,	x8,	x2

RAW Hazards


12



13



14



15

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

16

Diagram illustrating interlocks to resolve data hazards in a processor. The diagram shows a pipeline with stages: PC, 0x4, Inst Memory, RD1, RD2, GPR[2], Imm Exec, MD1, MD2, and Data Memory. A 'Stall Condition' is indicated by a red oval. A 'nop' instruction is shown in the RD1 stage. Red lines highlight data dependencies and control signals between stages. Below the diagram, assembly code shows two loads from memory followed by a store to memory.

Assembly code:

```

 $x1 \leftarrow x2 + 10$ 
 $x4 \leftarrow x1 + 17$ 
...

```

17

18

Case ws	Case re
ALU, ALUi	ALU, ALUi
LW, LUI	LW, SW, BR,
JAL, JALR, AUIPC	JALR
	LUI, JAL, AUIPC
Case we	on
ALU, ALUi, LW, LUI \rightarrow (ws != 0)	ALU, SW, BR \rightarrow on
JAL, JALR, AUIPC \rightarrow on	...
...	off
Case stall	Case re
$((rs1D == ws0), weE +$ $(rs1D == ws1), weM +$ $(rs1D == ws1), weW, re1D +$ $((rs2D == ws1), weE +$ $(rs2D == ws1), weM +$ $(rs2D == ws1), weW, re2D$	ALU, SW, BR \rightarrow on
	off

19

20

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

21

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

Feedback to Resolve Hazards

- Later stages provide dependence information to earlier stages which can stall (or kill) instructions
- Controlling a pipeline in this manner works provided the instruction at stage $i+1$ can complete without any interference from instructions in stages 1 to i
 - Otherwise deadlocks may occur

22

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

Bypassing

time t0 t1 t2 t3 t4 t5 t6 t7 ..

(0) $r1 \leftarrow (r0 + 10$	IF1	ID1	EX1	MA1	WB1			
(0) $r4 \leftarrow (r1 + 17$	IF2	ID2	EX2	MA2	WB2			
(0)	IF3	ID3	EX3	MA3	WB3			
(0)	IF4	ID4	EX4	MA4	WB4			

stalled stages

- Each stall or kill introduces a bubble in the pipeline \rightarrow CPI > 1

time t0 t1 t2 t3 t4 t5 t6 t7 ..

(0) $r1 \leftarrow r0 + 10$	IF1	ID1	EX1	MA1	WB1			
(0) $r4 \leftarrow r1 + 17$	IF2	ID2	EX2	MA2	WB2			
(0)	IF3	ID3	EX3	MA3	WB3			
(0)	IF4	ID4	EX4	MA4	WB4			

23

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Arizona State University
Engineering

Adding a Bypass

Stall Condition

time t0 t1 t2 t3 t4 t5 t6 t7 ..


(0) $r1 \leftarrow (r0 + 10$	IF1	ID1	EX1	MA1	WB1			
(0) $r4 \leftarrow r1 + 17$	IF2	ID2	EX2	MA2	WB2			
(0)	IF3	ID3	EX3	MA3	WB3			
(0)	IF4	ID4	EX4	MA4	WB4			

$x1 \leftarrow x2 + 10$


$x4 \leftarrow x1 + 17$

...


24



25



26



27
