STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

CSE 520
Computer Architecture II

CPU: Hazard Resolution

Prof. Michel A. Kinsy

1

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Instruction Interactions

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
  - Structural hazard
- An instruction may depend on something produced by an earlier instruction
  - Dependence may be for a data calculation
    - Data hazard
  - Dependence may be for calculating the next address
    - Control hazard (branches, interrupts)

2

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Structural Hazard



3

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Multi-Stage RISC-V CPU



4

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Stalled Stages and Pipeline



5

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
  - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
  - Bypass

6

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Resolving Data Hazards

- Strategy 3: Speculate on the dependence
  - Two cases:
    - Guessed correctly
      - Do nothing
    - Guessed incorrectly
      - Kill and restart

7

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Source and Destination Registers



		source(s)	*destination*
ALU	rd ← (rs1) [func3,func7] (rs2)	rs1, rs2	rd
ALUi	rd ← (rs1) [func3] I-imm	rs1	rd
	rd ← (rs1) [funct3, inst[30]] I-imm[4:0]	rs1	rd

8

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS
ASU Ira A. Fulton Schools of Engineering — Arizona State University

Source and Destination Registers



		source(s)	*destination*
ALU	rd ← (rs1) [func3,func7] (rs2)	rs1, rs2	rd
ALUi	rd ← (rs1) [func3] I-imm	rs1	rd
	rd ← (rs1) [funct3, inst[30]] I-imm[4:0]	rs1	rd
LW	rd ← M [(rs1) + imm]	rs1	rd
SW	M [(rs1) + imm] ← (rs2)	rs1, rs2	
LUI	rd ← U-imm		rd
AUIPC	rd ← pc + U-imm		rd

9

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Source and Destination Registers

		source(s)	destination
ALU	rd ← (rs1) [func3,func7] (rs2)	rs1, rs2	rd
ALUi	rd ← (rs1) [func3] I-imm	rs1	rd
	rd ← (rs1) [funct3, inst[30]] I-imm[4:0]	rs1	rd
LW	rd ← M [(rs1) + imm]	rs1	rd
SW	M [(rs1) + imm] ← (rs2)	rs1, rs2	
LUI	rd ← U-imm		rd
AUIPC	rd ← pc + U-imm		rd
JAL	rd ← pc + 4		rd
	pc ← pc + J-imm		
JALR	rd ← pc + 4	rs1	rd
	pc ← (rs1 + I-imm) & ~0x01		
BR	pc ←compare(funct3, rs1, rs2) ?	rs1, rs2	
	pc + B-imm : pc + 4		

10

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Types of Data Hazards

- Consider executing a sequence of
  $r_k \leftarrow (r_i)$ op (r_j) type of instructions

Data-dependence
$r_3 \leftarrow (r_1)$ op (r_2) Read-after-Write
$r_5 \leftarrow (r_3)$ op (r_4) (RAW) hazard

Anti-dependence
$r_3 \leftarrow (r_1)$ op (r_2) Write-after-Read
$r_4 \leftarrow (r_4)$ op (r_5) (WAR) hazard

Output-dependence
$r_3 \leftarrow (r_1)$ op (r_2) Write-after-Write
$r_3 \leftarrow (r_6)$ op (r_7) (WAW) hazard

11

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Data Hazards: An Example

```
I1  ADD   x6,  x6,  x4
I2  LW    x2,  44(x3)
I3  SUB   x5,  x2,  x4
I4  AND   x8,  x6,  x2
I5  SUB   x10, x5,  x6
I6  ADD   x6,  x8,  x2
```

RAW Hazards

12

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Data Hazards: An Example



RAW Hazards
WAR Hazards

13

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Data Hazards: An Example



RAW Hazards
WAR Hazards
WAW Hazards

14

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Data Hazards: An Example



RAW Hazards
WAR Hazards
WAW Hazards

15

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
  - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
  - Bypass

16

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Interlocks to resolve Data Hazards



17

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Interlock Control Logic



18

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Deriving the Stall Signal

C_{dest}

ws = *Case* opcode
- ALU , ALUi → rd
- LW, LUI → rd
- JAL, JALR, AUIPC → rd

we = *Case* opcode
- ALU, ALUi, LW, LUI → (ws != 0)
- JAL, JALR, AUIPC → on
- … → off

C_{re}

re1 = *Case* opcode
- ALU, ALUi, LW, SW, BR, JALR → on
- LUI, JAL, AUIPC → off

re2 = *Case* opcode
- ALU, SW, BR → on
- … → off

$$C_{stall} = ((rs1_D = ws_E).we_E + (rs1_D = ws_M).we_M + (rs1_D = ws_W).we_W) \,.\, re1_D \;+\; ((rs2_D = ws_E).we_E + (rs2_D = ws_M).we_M + (rs2_D = ws_W).we_W) \,.\, re2_D$$

19

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Interlock Control Logic



20

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Ira A. Fulton Schools of Engineering — Arizona State University

Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
  - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
  - Bypass

21

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS — ASU Ira A. Fulton Schools of Engineering, Arizona State University

Feedback to Resolve Hazards

- Later stages provide dependence information to earlier stages which can stall (or kill) instructions
- Controlling a pipeline in this manner works provided the instruction at stage i+1 can complete without any interference from instructions in stages 1 to i
  - Otherwise deadlocks may occur



22

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS — ASU Ira A. Fulton Schools of Engineering, Arizona State University

Bypassing



- Each stall or kill introduces a bubble in the pipeline → CPI > 1

23

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS — ASU Ira A. Fulton Schools of Engineering, Arizona State University

Adding a Bypass



24

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS — ASU Ira A. Fulton Schools of Engineering, Arizona State University

Fully Bypassed Datapath



25

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS — ASU Ira A. Fulton Schools of Engineering, Arizona State University

Why a program may have CPI >1

- Why an Instruction may not be dispatched every cycle (CPI>1)?
  - Full bypassing may be too expensive to implement
    - Typically all frequently used paths are provided
    - Some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
  - Loads have two cycle latency
    - Instruction after load cannot use load result
    - Some ISA define *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard)

26

STAM Center — SECURE, TRUSTED, AND ASSURED MICROELECTRONICS — ASU Ira A. Fulton Schools of Engineering, Arizona State University

Next Learning Module

- CPU performance evaluation

27