

CSE 520

Computer Architecture II


CPU: Hazard Resolution

Prof. Michel A. Kinsy


Instruction Interactions

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
 - Structural hazard
- An instruction may depend on something produced by an earlier instruction
 - Dependence may be for a data calculation
 - Data hazard
 - Dependence may be for calculating the next address
 - Control hazard (branches, interrupts)



Structural Hazard



Multi-Stage RISC-V CPU



Stalled Stages and Pipeline



Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

Resolving Data Hazards

- Strategy 3: Speculate on the dependence
 - Two cases:
 - Guessed correctly
 - Do nothing
 - Guessed incorrectly
 - Kill and restart

Source and Destination Registers

R-type	7 funct7	5 rs2	5 rs1	3 funct3	5 rd	7 opcode
I-type	imm[11:0]		rs1	funct3	rd	opcode
S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
SB-type	imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1-11] opcode
U-type	imm[31:12]				rd	opcode
UJ-type	imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode

		source(s)	destination
ALU	$rd \leftarrow (rs1) [func3, func7] (rs2)$	rs1, rs2	rd
ALUi	$rd \leftarrow (rs1) [func3] \text{ l-imm}$	rs1	rd
	$rd \leftarrow (rs1) [funct3, inst[30]] \text{ l-imm}[4:0]$	rs1	rd

Source and Destination Registers

R-type	7 funct7	5 rs2	5 rs1	3 funct3	5 rd	7 opcode
I-type	imm[11:0]		rs1	funct3	rd	opcode
S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
SB-type	imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1-11] opcode
U-type	imm[31:12]				rd	opcode
UJ-type	imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode

		source(s)	destination
ALU	$rd \leftarrow (rs1) [func3, func7] (rs2)$	rs1, rs2	rd
ALUi	$rd \leftarrow (rs1) [func3] \text{ l-imm}$	rs1	rd
	$rd \leftarrow (rs1) [funct3, inst[30]] \text{ l-imm}[4:0]$	rs1	rd
LW	$rd \leftarrow M [(rs1) + imm]$	rs1	rd
SW	$M [(rs1) + imm] \leftarrow (rs2)$	rs1, rs2	
LUI	$rd \leftarrow \text{U-imm}$		rd
AUIPC	$rd \leftarrow pc + \text{U-imm}$		rd

Source and Destination Registers

		<i>source(s)</i>	<i>destination</i>
ALU	$rd \leftarrow (rs1) [func3, func7] (rs2)$	$rs1, rs2$	rd
ALUi	$rd \leftarrow (rs1) [func3] \text{ l-imm}$	$rs1$	rd
	$rd \leftarrow (rs1) [funct3, inst[30]] \text{ l-imm}[4:0]$	$rs1$	rd
LW	$rd \leftarrow M [(rs1) + \text{imm}]$	$rs1$	rd
SW	$M [(rs1) + \text{imm}] \leftarrow (rs2)$	$rs1, rs2$	
LUI	$rd \leftarrow \text{U-imm}$		rd
AUIPC	$rd \leftarrow pc + \text{U-imm}$		rd
JAL	$rd \leftarrow pc + 4$		rd
	$pc \leftarrow pc + \text{J-imm}$		
JALR	$rd \leftarrow pc + 4$	$rs1$	rd
	$pc \leftarrow (rs1 + \text{l-imm}) \& \sim 0x01$		
BR	$pc \leftarrow \text{compare}(funct3, rs1, rs2) ?$	$rs1, rs2$	
	$pc + \text{B-imm} : pc + 4$		

Types of Data Hazards

- Consider executing a sequence of
 $r_k \leftarrow (r_i) \text{ op } (r_j)$ type of instructions

Data-dependence

$r_3 \leftarrow (r_1) \text{ op } (r_2)$ Read-after-Write
 $r_5 \leftarrow (r_3) \text{ op } (r_4)$ (RAW) hazard



Anti-dependence

$r_3 \leftarrow (r_1) \text{ op } (r_2)$ Write-after-Read
 $r_1 \leftarrow (r_4) \text{ op } (r_5)$ (WAR) hazard




Output-dependence

$r_3 \leftarrow (r_1) \text{ op } (r_2)$ Write-after-Write
 $r_3 \leftarrow (r_6) \text{ op } (r_7)$ (WAW) hazard




Data Hazards: An Example




RAW Hazards

Data Hazards: An Example




RAW Hazards
WAR Hazards

Data Hazards: An Example




RAW Hazards
WAR Hazards
WAW Hazards

Data Hazards: An Example




RAW Hazards
WAR Hazards
WAW Hazards




Resolving Data Hazards

- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

Interlocks to resolve Data Hazards



Interlock Control Logic



Deriving the Stall Signal

C_{dest}

ws = Case opcode

ALU, ALUi → rd

LW, LUI → rd

JAL, JALR, AUIPC → rd

we = Case opcode

ALU, ALUi, LW, LUI → (ws != 0)

JAL, JALR, AUIPC → on

... → off

C_{re}

re1 = Case opcode

ALU, ALUi,

LW, SW, BR,

JALR → on

LUI, JAL, AUIPC → off


re2 = Case opcode

ALU, SW, BR → on

... → off

$$C_{stall} = ((rs1_D = ws_E).we_E + \\ (rs1_D = ws_M).we_M + \\ (rs1_D = ws_W).we_W) \cdot re1_D + \\ ((rs2_D = ws_E).we_E + \\ (rs2_D = ws_M).we_M + \\ (rs2_D = ws_W).we_W) \cdot re2_D$$

Interlock Control Logic




Resolving Data Hazards


- Strategy 1: Wait for the result to be available by freezing earlier pipeline stages
 - Interlocks
- Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage
 - Bypass

Feedback to Resolve Hazards


- Later stages provide dependence information to earlier stages which can stall (or kill) instructions
- Controlling a pipeline in this manner works provided the instruction at stage $i+1$ can complete without any interference from instructions in stages 1 to i
 - Otherwise deadlocks may occur




Bypassing




- Each stall or kill introduces a bubble in the pipeline → CPI > 1



Adding a Bypass



Fully Bypassed Datapath



Why a program may have $CPI > 1$

- Why an Instruction may not be dispatched every cycle ($CPI > 1$)?
 - Full bypassing may be too expensive to implement
 - Typically all frequently used paths are provided
 - Some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
 - Loads have two cycle latency
 - Instruction after load cannot use load result
 - Some ISA define *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard)

Next Learning Module

- CPU performance evaluation