


STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

CSE 520 Computer Architecture II

Advanced Memory Operations

Prof. Michel A. Kinsy

1



2

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Running a Program

- Operating System (loader) copies a program from permanent storage into RAM
 - Note: The OS is just another program
- For PCs and workstations, the OS copies the program (bits) from disk
- The CPU's Program Counter is then set to the starting address of the program and the program begins execution

3

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Early Problems -Sixties

- There were many applications whose data could not fit in the main memory,
 - e.g., Payroll
- Paged memory system reduced fragmentation but still required the whole program to be resident in the main memory
- Programmers moved the data back and forth from the secondary store by overlaying it repeatedly on the primary store

4

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Use of Overlays

0x1fff
0x1000
0x0fff
0x0000
Program

RAM
0xffff
0x000

Load one overlay and run until other overlay is needed

5

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Use of Overlays

- Programmer divides the code into pieces that fit into RAM
- Pieces, called overlays, are loaded and unloaded by the program
- Does not require OS help
- Problems with overlays
 - Difficult for programmer to manage
 - Manual Overlays
 - Assuming an instruction can address all the storage on the drum
 - Approach 1 - programmer keeps track of addresses in the main memory and initiates an I/O transfer when required
 - Approach 2 - automatic initiation of I/O transfers by software address translation
Brooker's interpretive coding, 1960

6

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Memory Management

- The Fifties:
 - Absolute Addresses
 - Dynamic address translation
- The Sixties:
 - Paged memory systems and TLBs
 - Atlas' Demand paging
- Modern Virtual Memory Systems

7

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

General Virtual Memory

- Virtual memory
 - Technique that allows execution of a program that may not completely reside in memory (RAM)
- Importance of virtual memory
 - Allows available (fast and expensive) physical memory to be very well utilized
 - Simplifies memory management (main reason today)
 - Removes burden of memory resource management from the programmer

8

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Virtual Memory

- Two memory "spaces"
 - Virtual memory space what the program "sees"
 - Physical memory space what the program runs in (size of RAM)
- On program startup
 - OS copies program into RAM
 - If there is not enough RAM, OS stops copying program and starts it running with only a portion of the program loaded in RAM

9

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Virtual Memory

- On program startup
 - OS copies program into RAM
 - If there is not enough RAM, OS stops copying program and starts it running with only a portion of the program loaded in RAM
 - When the program touches a part of the program not in physical memory (RAM), OS catches the memory abort (called a page fault) and copies that part of the program from disk into RAM

10

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Virtual Memory

- On program startup
 - OS copies program into RAM
 - If there is not enough RAM, OS stops copying program and starts it running with only a portion of the program loaded in RAM
 - When the program touches a part of the program not in physical memory (RAM), OS catches the memory abort (called a page fault) and copies that part of the program from disk into RAM
 - In order to copy some of the program from disk to RAM, OS must evict parts of the program already in RAM
 - OS copies the evicted parts of the program back to disk

11

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Virtual Memory

Virtual Memory

0x00 add x1,x2,x3

0x04 sub x2,x3,x4

0x08 lw x2, 0x04

0x0C mult x3,x4,x5

0x10 bne 0x0

0x14 add x6,x1,x2

0x18 sub x3,x4,x1

0x1C sw x5,0x0c

Physical Memory


add x1,x2,x3 0x00

sub x2,x3,x4 0x04


lw x2, 0x04 0x08

mult x3,x4,x5 0x0C

12



13




14


Program View

- Program asks for virtual address
- Computer translates virtual address (VA) to physical address (PA)
- Computer reads PA from RAM and return the content to the program


15



16



17




18

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Dynamic Address Translation

- Motivation
 - In the early machines, I/O operations were slow and each word transferred involved the CPU
 - Higher throughput if CPU and I/O of 2 or more programs were overlapped. Why?
 - Multiprogramming
- Location independent programs
 - Programming and storage management ease
 - Need for a base register



The diagram shows a vertical stack of memory cells. The top portion is labeled 'prog1' and the bottom portion is labeled 'prog2'. The two segments overlap, illustrating multiprogramming. The entire stack is labeled 'Physical Memory' on the right side.

19

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Dynamic Address Translation

- Protection:
 - Independent programs should not affect each other inadvertently
 - Need for a bound register


20

STAM Center
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering
Arizona State University

Simple Base and Bound Translation

- Base and bounds registers only visible/accessible when
- Processor running in **kernel** (a.k.a **supervisor**) mode



The diagram illustrates the address translation process. On the left, a box labeled 'Load X' is connected to 'Program Address Space'. An arrow points to a 'Bound Register' and a 'Base Register'. The 'Bound Register' outputs to a subtraction node ($-$), which also receives 'Segment length' as input. The result of this subtraction is compared against the 'Bound Register' to determine a 'Bound Violation'. The 'Base Register' outputs to an addition node ($+$), which also receives the output from the 'Effective Addr Register'. The result of this addition is the 'Physical Address', which is then used to access 'Main Memory'.

21

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering A. J. VALDES-VEGA SCHOOL OF ENGINEERING Arizona State University

Separate Areas for Program and Data

Load X
Program Address Space

Data Bound Register
Effective Addr Register
Data Base Register

Program Bound Register
Program Counter Register
Program Base Register

Bound Violation

data segment

program segment

Main Memory

- What is an advantage of this separation?
 - Used today on Cray vector supercomputers

22

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering A. J. VALDES-VEGA SCHOOL OF ENGINEERING Arizona State University

Memory Fragmentation

- As users come and go, the storage is "fragmented". Therefore, at some stage programs have to be moved around to compact the storage.

OS Space	Users 4 & 5 arrive	Users 2 & 5 leave
user 1: 16 K	user 1: 16 K	user 1: 16 K
user 2: 24 K	user 2: 24 K	free: 24 K
free: 24 K	user 4: 16 K	user 4: 16 K
user 3: 32 K	free: 8 K	free: 8 K
free: 24 K	user 3: 32 K	user 3: 32 K
	user 5: 24 K	free: 24 K

23

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

ASU Engineering A. J. VALDES-VEGA SCHOOL OF ENGINEERING Arizona State University

Paged Memory Systems


- Processor generated address can be interpreted as a pair <page number, offset>
- A page table contains the physical address of the base of each page

page number | offset


Address Space of User-1

Page Table of User-1


24



25



26



27

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Modern Virtual Memory Systems

- Protection & Privacy
 - Several users, each with their private address space and one or more shared address spaces
 - Page table \equiv name space
- Demand Paging
 - Ability to run a program larger than the primary memory
- What is another big benefit?
 - The price is address translation on each memory reference

The diagram illustrates the flow of memory management. At the top, 'OS' and 'user1' are shown. Below them, 'Primary Memory' and 'Swapping Store' are connected. A 'Mapping TLB' block is shown with 'VA' (Virtual Address) as input and 'PA' (Physical Address) as output.

28

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Address Translation and Protection

- Every instruction and data access needs address translation and protection checks
- A good VM design needs to be fast (~ one cycle) and space efficient

The diagram shows the process of address translation and protection. It starts with a 'Virtual Address' which is split into 'Virtual Page No. (VPN)' and 'offset'. This goes through 'Address Translation' to become a 'Physical Address' (split into 'Physical Page No. (PPN)' and 'offset'). A 'Protection Check' is performed, which also takes 'Kernel/User Mode' and 'Read/Write' as input. An 'Exception?' is generated if the check fails.

29

STAM Center SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

Next Learning Module

- Advanced Memory Technologies - PIM, NVM, etc.
- I/O and Interrupts Support System

30
