

CSE 598

Secure Microkernel Design

Introduction to the fundamentals of computer
architecture using the RISC-V ISA

Prof. Michel A. Kinsy

CSE 598

Secure Microkernel Design

RISC-V ISA



Prof. Michel A. Kinsy

Brief Overview of the RISC-V ISA

- A new, open, free ISA from Berkeley
- Several variants
 - RV32, RV64, RV128 – Different data widths
 - 'I' – Base Integer instructions
 - 'M' – Multiply and Divide
 - 'A' – Atomic memory instructions
 - 'F' and 'D' – Single and Double precision floating point
 - 'V' – Vector extension
 - And many other modular extensions
- We will focus on the RV32I the base 32-bit variant

RV32I Register State

- 32 general purpose registers (GPR)
 - x0, x1, ..., x31
 - 32-bit wide integer registers
 - x0 is hard-wired to zero



RV32I Register Conventions

NAME	Register Number	Usage
zero	x0	Hardwired to the constant value 0
ra	x1	Return address for subroutine calls
sp	x2	Stack pointer (stack grows downwards)
gp	x3	Global pointer (e.g. to static data area)
tp	x4	Thread pointer
t0 – t2	x5 – x7	More temporary registers (caller saves)
s0/fp	x8	Frame pointer (to local variables on stack)
s1	x9	Saved register (callee saves)
a0 - a1	x10 – x11	Arguments (parameters) to subroutines / return values
a2 – a7	x12 – x17	Arguments (parameters) to subroutines
s2 - s11	x18 – x27	Saved registers (callee saves)
t3 – t6	x28 – x31	Temporary registers (caller saves)

RV32I Register State

- 32 general purpose registers (GPR)
 - `x0, x1, ..., x31`
 - 32-bit wide integer registers
 - `x0` is hard-wired to zero
- Program counter (PC)
 - 32-bit wide
- CSR (Control and Status Registers)
 - User-mode
 - `cycle` (clock cycles) // read only
 - `instret` (instruction counts) // read only
 - Machine-mode
 - `hartid` (hardware thread ID) // read only
 - `mepc`, `mcause` etc. used for exception handling
 - Custom
 - `mtohost` (output to host) // write only – custom extension


Base Instruction Formats

- The base RISC-V ISA has four main instruction formats
 - R, I, S and U types

31	25 24	20 19	15 14	12 11	7 6	0	
funct7		rs2	rs1	funct3	rd	opcode	R-type
imm[11:0]			rs1	funct3	rd	opcode	I-type
imm[11:5]		rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[31:12]					rd	opcode	U-type


Base Instruction Formats

- opcode: Basic operation of the instruction
- rs1: The first register source operand
- rs2: The second register source operand



Base Instruction Formats

- opcode: Basic operation of the instruction
- rs1: The first register source operand
- rs2: The second register source operand
- rd: The register destination operand, it gets the result of the operation
- funct: Function. This field selects the specific variant of the operation in the op field, and is sometimes called the function code



Base Instruction Formats

- There are other formats dealing primarily with different versions of immediate

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0				
funct7				rs2			rs1		funct3		rd			opcode		R-type		
imm[11:0]						rs1		funct3		rd			opcode		I-type			
imm[11:5]				rs2			rs1		funct3		imm[4:0]			opcode		S-type		
imm[12]		imm[10:5]			rs2			rs1		funct3		imm[4:1]		imm[11]		opcode		B-type
imm[31:12]									rd			opcode			U-type			
imm[20]		imm[10:1]			imm[11]		imm[19:12]			rd			opcode			J-type		


Base Instruction Formats

- There are other formats dealing primarily with different versions of immediate

31	30	20	19	12	11	10	5	4	1	0	
— inst[31] —						inst[30:25]	inst[24:21]		inst[20]	I-immediate	
— inst[31] —						inst[30:25]	inst[11:8]		inst[7]	S-immediate	
— inst[31] —					inst[7]	inst[30:25]	inst[11:8]		0	B-immediate	
inst[31]	inst[30:20]		inst[19:12]		— 0 —						U-immediate
— inst[31] —			inst[19:12]		inst[20]	inst[30:25]	inst[24:21]		0	J-immediate	

Instruction Formats

- R-type instruction




add x1, x2, x3


x1 = x2 + x3

Instruction Formats

- R-type instruction



- I-type instruction & I-immediate (32 bits)




- I-imm = signExtend(inst[31:20])

add x1, x2, 413


x1 = x2 + 413

Instruction Formats

- R-type instruction



- I-type instruction & I-immediate (32 bits)



- I-imm = $\text{signExtend}(\text{inst}[31:20])$


- S-type instruction & S-immediate (32 bits)



- S-imm = $\text{signExtend}(\{\text{inst}[31:25], \text{inst}[11:7]\})$


Instruction Formats

- SB-type instruction & B-immediate (32 bits)




- B-imm = $\text{signExtend}(\{\text{inst}[31], \text{inst}[7], \text{inst}[30:25], \text{inst}[11:8], 1'b0\})$

- U-type instruction & U-immediate (32 bits)



- U-imm = $\text{signExtend}(\{\text{inst}[31:12], 12'b0\})$


- UJ-type instruction & J-immediate (32 bits)



- J-imm = $\text{signExtend}(\{\text{inst}[31], \text{inst}[19:12], \text{inst}[20], \text{inst}[30:21], 1'b0\})$

Computational Instructions


- Register-Register instructions (R-type)



- opcode=OP: $rd \leftarrow rs1 \text{ (funct3, funct7) } rs2$
- funct3 = SLT/SLTU/AND/OR/XOR/SLL
- funct3= ADD
 - funct7 = 0000000: $rs1 + rs2$
 - funct7 = 0100000: $rs1 - rs2$
- funct3 = SRL
 - funct7 = 0000000: logical shift right
 - funct7 = 0100000: arithmetic shift right

Computational Instructions


- Register-immediate instructions (I-type)



- opcode = OP-IMM: $rd \leftarrow rs1 \text{ (funct3) I-imm}$
 - I-imm = $\text{signExtend}(\text{inst}[31:20])$
 - funct3 = ADDI/SLTI/SLTIU/ANDI/ORI/XORI
- A slight variant in coding for shift instructions - SLLI / SRLI / SRAI
 - $rd \leftarrow rs1 \text{ (funct3, inst[30]) I-imm}[4:0]$

Computational Instructions


- Register-immediate instructions (U-type)



- opcode = LUI : rd $\leftarrow$ U-imm
- opcode = AUIPC : rd $\leftarrow$ pc + U-imm
- U-imm = {inst[31:12], 12'b0}

Control Instructions

■ Unconditional jump and link (UJ-type)




- opcode = JAL: $rd \leftarrow pc + 4; pc \leftarrow pc + J-imm$
- J-imm = $signExtend(\{inst[31], inst[19:12], inst[20], inst[30:21], 1'b0\})$
- Jump $\pm 1MB$ range
- Unconditional jump via register and link (I-type)



- opcode = JALR: $rd \leftarrow pc + 4; pc \leftarrow (rs1 + I-imm) \& \sim 0x01$
- I-imm = $signExtend(inst[31:20])$

Control Instructions


- Conditional branches (SB-type)



- opcode = BRANCH: $pc \leftarrow \text{compare}(\text{funct3}, rs1, rs2) ? pc + \text{B-imm} : pc + 4$
- B-imm = $\text{signExtend}(\{\text{inst}[31], \text{inst}[7], \text{inst}[30:25], \text{inst}[11:8], 1'b0\})$
- Jump $\pm 4\text{KB}$ range
- funct3 = BEQ/BNE/BLT/BLTU/BGE/BGEU


Load & Store Instructions

■ Load (I-type)




- opcode = LOAD: $rd \leftarrow \text{mem}[rs1 + \text{I-imm}]$
- I-imm = $\text{signExtend}(\text{inst}[31:20])$
- funct3 = LW/LB/LBU/LH/LHU

■ Store (S-type)



- opcode = STORE: $\text{mem}[rs1 + \text{S-imm}] \leftarrow rs2$
- S-imm = $\text{signExtend}(\{\text{inst}[31:25], \text{inst}[11:7]\})$
- funct3 = SW/SB/SH


Instructions to Read and Write CSR



- opcode = SYSTEM
- CSRW rs1, csr (funct3 = CSRRW, rd = x0): $\text{csr} \leftarrow \text{rs1}$
- CSRR csr, rd (funct3 = CSRRS, rs1 = x0): $\text{rd} \leftarrow \text{csr}$

Software for interrupt handling

- Hardware transfers control to the common software interrupt handler (CH) which:
 1. Saves all GPRs into the memory pointed by `mscratch`
 2. Passes `mcause`, `mepc`, stack pointer to the IH (a C function) to handle the specific interrupt
 3. On the return from the IH, writes the return value to `mepc`
 4. Loads all GPRs from the memory
 5. Execute ERET, which does:
 - set pc to `mepc`
 - pop `mstatus` (mode, enable) stack



Instruction Types

- Register-to-Register Arithmetic and Logical operations
- Control Instructions alter the sequential control flow
- Memory Instructions move data to and from memory
- CSR Instructions move data between CSRs and GPRs; the instructions often perform read-modify-write operations on CSRs
- Privileged Instructions are needed by the operating systems, and most cannot be executed by user programs

Instruction Functions

- Data movement

Operation	Type	Template	
<i>Load Byte</i>	<i>I</i>	<i>LB</i>	<i>rd,rs1,imm</i>
<i>Load Halfword</i>	<i>I</i>	<i>LH</i>	<i>rd,rs1,imm</i>
<i>Load Word</i>	<i>I</i>	<i>LW</i>	<i>rd,rs1,imm</i>
<i>Load Byte Unsigned</i>	<i>I</i>	<i>LBU</i>	<i>rd,rs1,imm</i>
<i>Load Half Unsigned</i>	<i>I</i>	<i>LHU</i>	<i>rd,rs1,imm</i>

Instruction Functions

■ Data movement

Operation	Type	Template
<i>Load Byte</i>	<i>I</i>	<i>LB rd,rs1,imm</i>
<i>Load Halfword</i>	<i>I</i>	<i>LH rd,rs1,imm</i>
<i>Load Word</i>	<i>I</i>	<i>LW rd,rs1,imm</i>
<i>Load Byte Unsigned</i>	<i>I</i>	<i>LBU rd,rs1,imm</i>
<i>Load Half Unsigned</i>	<i>I</i>	<i>LHU rd,rs1,imm</i>

Operation	Type	Template
<i>Store Byte</i>	<i>S</i>	<i>SB rs1,rs2,imm</i>
<i>Store Halfword</i>	<i>S</i>	<i>SH rs1,rs2,imm</i>
<i>Store Word</i>	<i>S</i>	<i>SW rs1,rs2,imm</i>

Instruction Functions

- Arithmetic & Logic

Operation	Type	Template
<i>ADD</i>	<i>R</i>	<i>ADD rd,rs1,rs2</i>
<i>ADD Immediate</i>	<i>I</i>	<i>ADDI rd,rs1,imm</i>
<i>SUBtract</i>	<i>R</i>	<i>SUB rd,rs1,rs2</i>
<i>Load Upper Imm</i>	<i>U</i>	<i>LUI rd,imm</i>
<i>Add Upper Imm to PC</i>	<i>U</i>	<i>AUIPC rd,imm</i>

Instruction Functions

- Arithmetic & Logic

Operation	Type	Template
<i>ADD</i>	<i>R</i>	<i>ADD rd,rs1,rs2</i>
<i>ADD Immediate</i>	<i>I</i>	<i>ADDI rd,rs1,imm</i>
<i>SUBtract</i>	<i>R</i>	<i>SUB rd,rs1,rs2</i>
<i>Load Upper Imm</i>	<i>U</i>	<i>LUI rd,imm</i>
<i>Add Upper Imm to PC</i>	<i>U</i>	<i>AUIPC rd,imm</i>

Operation	Type	Template
<i>Shift Left</i>	<i>R</i>	<i>SLL rd,rs1,rs2</i>
<i>Shift Left Immediate</i>	<i>I</i>	<i>SLLI rd,rs1,shamt</i>
<i>Shift Right</i>	<i>R</i>	<i>SRL rd,rs1,rs2</i>
<i>Shift Right Immediate</i>	<i>I</i>	<i>SRLI rd,rs1,shamt</i>
<i>Shift Right Arithmetic</i>	<i>R</i>	<i>SRA rd,rs1,rs2</i>
<i>Shift Right Arith Imm</i>	<i>I</i>	<i>SRAI rd,rs1,shamt</i>

Instruction Functions

- Arithmetic & Logic

Operation	Type	Template
<i>XOR</i>	<i>R</i>	<i>XOR rd,rs1,rs2</i>
<i>XOR Immediate</i>	<i>I</i>	<i>XORI rd,rs1,imm</i>
<i>OR O</i>	<i>R</i>	<i>OR rd,rs1,rs2</i>
<i>R Immediate</i>	<i>I</i>	<i>ORI rd,rs1,imm</i>
<i>AND</i>	<i>R</i>	<i>AND rd,rs1,rs2</i>
<i>AND Immediate</i>	<i>I</i>	<i>ANDI rd,rs1,imm</i>

Instruction Functions

- Arithmetic & Logic

Operation	Type	Template
<i>XOR</i>	<i>R</i>	<i>XOR rd,rs1,rs2</i>
<i>XOR Immediate</i>	<i>I</i>	<i>XORI rd,rs1,imm</i>
<i>OR O</i>	<i>R</i>	<i>OR rd,rs1,rs2</i>
<i>R Immediate</i>	<i>I</i>	<i>ORI rd,rs1,imm</i>
<i>AND</i>	<i>R</i>	<i>AND rd,rs1,rs2</i>
<i>AND Immediate</i>	<i>I</i>	<i>ANDI rd,rs1,imm</i>

Operation	Type	Template
<i>Set <</i>	<i>R</i>	<i>SLT rd,rs1,rs2</i>
<i>Set < Immediate</i>	<i>I</i>	<i>SLTI rd,rs1,imm</i>
<i>Set < Unsigned</i>	<i>R</i>	<i>SLTU rd,rs1,rs2</i>
<i>Set < Imm Unsigned</i>	<i>I</i>	<i>SLTIU rd,rs1,imm</i>

Instruction Functions

- Control Flow

Operation	Type	Template
<i>Branch =</i>	<i>SB</i>	<i>BEQ rs1,rs2,imm</i>
<i>Branch ≠</i>	<i>SB</i>	<i>BNE rs1,rs2,imm</i>
<i>Branch <</i>	<i>SB</i>	<i>BLT rs1,rs2,imm</i>
<i>Branch ≥</i>	<i>SB</i>	<i>BGE rs1,rs2,imm</i>
<i>Branch < Unsigned</i>	<i>SB</i>	<i>BLTU rs1,rs2,imm</i>
<i>Branch ≥ Unsigned</i>	<i>SB</i>	<i>BGEU rs1,rs2,imm</i>

Instruction Functions

- Control Flow

Operation	Type	Template
<i>Branch =</i>	<i>SB</i>	<i>BEQ rs1,rs2,imm</i>
<i>Branch ≠</i>	<i>SB</i>	<i>BNE rs1,rs2,imm</i>
<i>Branch <</i>	<i>SB</i>	<i>BLT rs1,rs2,imm</i>
<i>Branch ≥</i>	<i>SB</i>	<i>BGE rs1,rs2,imm</i>
<i>Branch < Unsigned</i>	<i>SB</i>	<i>BLTU rs1,rs2,imm</i>
<i>Branch ≥ Unsigned</i>	<i>SB</i>	<i>BGEU rs1,rs2,imm</i>

Operation	Type	Template
<i>Jump & Link</i>	<i>UJ</i>	<i>JAL rd,imm</i>
<i>Jump & Link Register</i>	<i>UJ</i>	<i>JALR rd,rs1,imm</i>

Instruction Functions

- System call

Operation	Type	Template
<i>System CALL</i>	<i>I</i>	<i>SCALL</i>
<i>System BREAK</i>	<i>I</i>	<i>SBREAK</i>

Assembly Programming

- Function call
 1. Caller places parameters in a place where the procedure can access them
 2. Transfer control to the procedure
 3. Acquire storage resources required by the procedure
 4. Execute the statements in the procedure
 5. Called function places the result in a place where the caller can access it
 6. Return control to the statement next to the procedure call

Assembly Programming

- Function call
 - **Argument Passing**
 - Arguments to a function passed through a0-a7
 - Functions with more than 8 arguments
 - First eight arguments are put in a0-a7
 - Remaining arguments are put on stack by the caller
 - **Return Values**
 - Return values from a function passed through a0-a1
 - Functions with more than 2 return values

Assembly Programming

- Function call
 - **Argument Passing**
 - Arguments to a function passed through a0-a7
 - Functions with more than 8 arguments
 - **Return Values**
 - Return values from a function passed through a0-a1
 - Functions with more than 2 return values
 - First two return values put in a0-a1
 - Remaining return values put on stack by the function
 - The remaining return values are popped from the stack by the caller

If then Else Assembly

```
if (a0 < 0) then
{
    t0 = 0 - a0;
    t1 = t1 + 1;
}
else
{
    t0 = a0;
    t2 = t2 + 1;
}
```

```
bgez  a0, else
# if (a0 is > or = zero) branch to
else
    sub   t0, zero, a0
    # t0 gets the negative of a0
    addi  t1, t1, 1
    # increment t1 by 1
    j     next
    # branch around the else code
else:
    ori   t0, a0, 0
    # t0 gets a copy of a0
    addi  t2, t2, 1
    # increment t2 by 1
next:
```

While Do Assembly

```

t0 = 1
While (a1 < a2)
    do
    {
        t1 = mem[a1];
        t2 = mem[a2];
        if (t1 != t2)
            go to break;
        a1 = a1 + 1;
        a2 = a2 - 1;
    }
break: t0 = 0
    
```

```

li  t0, 1          # Load t0 with the value 1
loop:
    bgeu a1, a2, done
    # if( a1 >= a2) Branch to done
    lw  t1, 0(a1)
    # Load a Byte: t1 = mem[a1 + 0]
    lw  t2, 0(a2)
    # Load a Byte: t2 = mem[a2 + 0]
    bne t1, t2, break
    # if (t1 != t2) Branch to break
    addi a1, a1, 1   # a1 = a1 + 1
    addi a2, a2, -1  # a2 = a2 - 1
    b    loop        # Branch to loop
break:
    li  t0, 0        # Load t0 with the value 0
done:
    
```

For loop Assembly

```
a0 = 0;  
For ( t0 =10;  
      t0 > 0;  
      t0 = t0 -1)  
  do {  
    a0 = a0 + t0  
  }
```

```
li  a0, 0      # a0 = 0  
li  t0, 10  
    # Initialize loop counter to 10  
loop:  
    add  a0, a0, t0  
    addi t0, t0, -1  
    # Decrement loop counter  
    bgtz  t0, loop  
    # if (t0 >0) Branch to loop
```

Assembly

- Case study
 - Assume that A is an array of 64 words and the compiler has associated registers a1 and a2 with the variables x and y. Also assume that the starting address, or base address is contained in register a0. Determine the RISC-V instructions associated with the following C statement:
 - $x = y + A[4];$ // adds 4th element in array A to y and stores result in x

Assembly

- Case study
 - Assume that A is an array of 64 words and the compiler has associated registers a1 and a2 with the variables x and y. Also assume that the starting address, or base address is contained in register a0.
 - $x = y + A[4];$ *// adds 4th element in array A to y and stores result in x*
 - Solution:
 - *lw t0, 16(a0)* *# a0 contains the base address of array and
16 is the offset address of the 4th element*
 - *add a1, a2, t0* *# performs addition*

Next Lecture Module

- Assembly Simulation Environment