



# CSE/CEN 598 Hardware Security & Trust

#### Trusted Digital System Design: Verilog Fundamentals I

Prof. Michel A. Kinsy & Mishel Paul





## Computer System Description

- A system is a set of related components that works as a whole to achieve a goal.
- A system contains:
  - Inputs
  - Behavior
  - Outputs



Behavior is a function that translates inputs to outputs





#### Integrated Circuit Based Designs

- Complex digital integrated circuits (ICs) are manufactured with the advent of Microelectronics Technology
  - The number of components fitted into a standard size IC represents its integration scale, also called density







#### Digital System Design



- Characteristics of digital systems
  - Synchronous vs. Asynchronous
  - Sequential vs. Combinational
  - Design parameters





#### **Digital Design Flow**



Design Stage	Tools	
HDL Design (Verilog, VHDL, Bluespec)	Text Editor Emacs, Nedit, Vi	
Verification	Mentor - Modelsim SE Synopsys - Leda	
Synthesis	Synposys - Design Compiler	
Test Insertion	Synopsys - TetraMax Mentor - Fastscan	
Static Timing Anal.	Synopsys - Primetime	
Place & Route	Cadence - Sensemble/ SOC Encounter Synopsys - Apolllo	
Clock Tree Insertion	Cadence - CTgen	
Timing Extraction	Synopsys - StarRXT Cadence - Pearl	
DRC/ANT Checking	Cadence - Assura, Dracula Mentor – Callibre	
LVS	Cadence - Assura, Dracula Mentor – Callibre	





#### Digital Design Flow: FPGA Design

FPGA-based design as a sub-domain of digital design







## RTL Design Tools

- In this class, we will learn the principles of RTL (register level transfer) coding for synthesis tools through the Verilog hardware description language (HDL) for the design and documentation of out electronic systems.
  - Verilog allows designers to design at various levels of abstraction.
  - It is the most widely used HDL





#### Programmable Logics

- Field Programmable Gate Arrays (more on it later)
  - Each cell in array contains a programmable logic function







# Programmable Logics

- Field Programmable Gate Arrays (more on it later)
  - Array has programmable interconnect between logic functions







# Verilog Fundamentals

- Data types
- Structural Verilog
- Functional Verilog
  - Gate level
  - Register transfer level
  - High-level behavioral





# Primary Verilog data type

Primary Verilog data type is a bit-vector where bits can take

	Value	Meaning
	0	Logic zero
	1	Logic one
$\rightarrow$	X	Unknown logic value
	Z	High impedance, floating

An X bit might be a 0, 1, Z, or in transition. We can set bits to be X in situations where we don't care what the value is. This can help catch bugs and improve synthesis quality





## Verilog wire

 The Verilog keyword wire is used to denote a standard hardware net

> wire [15:0] instruction; wire [15:0] memory\_req; wire [ 7:0] small\_net;

Absolutely no type safety when connecting nets!







# Verilog bit literals

Verilog includes ways to specify bit literals in various bases



representing size in bits

- Binary literals
  - 8'b0000\_0000
  - 8'b0xx0\_1xx1
- Hexadecimal literals
  - 32'h0a34\_def1
  - 16'haxxx
- Decimal literals
  - 32'd42





# Verilog module specification A Verilog module includes a module name and a port list







# Verilog module specification A Verilog module includes a module name and a port list



Traditional Verilog-1995 Syntax

```
module adder( A, B, cout, sum );
input [3:0] A;
input [3:0] B;
output cout;
output [3:0] sum;
```

ANSI C Style Verilog-2001 Syntax

module	adder(	input	[3:0]	A,
		input	[3:0]	Β,
		output		cout,
		output	[3:0]	sum )





#### Module composition

A module can instantiate other modules creating a module



```
// adder functionality
```

```
endmodule
```





#### Module composition



wire c0, c1, c2;
FA fa0( ... );
FA fa1( ... );
FA fa2( ... );
FA fa3( ... );

endmodule





#### Module composition







# Module composition Verilog supports connecting ports by position and by name

Connecting ports by ordered list

```
FA fa0( A[0], B[0], 1'b0, c0, S[0] );
```

Connecting ports by name (compact)

```
FA fa0( .a(A[0]), .b(B[0]),
                                  .cin(1'b0), .cout(c0), .sum(S[0]) );
Connecting ports by name
```

Connecting ports by name

FA fa0

(

```
.a (A[0]),
.b (B[0]),
.cin (1'b0),
.cout (c0),
.sum (S[0])
```

```
For all but the smallest modules,
connecting ports by name yields clearer
and less buggy code.
```

```
);
```





## **Functional Verilog**

Functional Verilog can roughly be divided into three abstraction levels







#### Gate-level Verilog

module mux4( input a, b, c, d, input [1:0] sel, output out );

```
wire [1:0] sel b;
not not0( sel b[0], sel[0] );
not not1( sel b[1], sel[1] );
wire n0, n1, n2, n3;
and and0( n0, c, sel[1] );
and and1( n1, a, sel b[1] );
and and2( n2, d, sel[1] );
and and3( n3, b, sel b[1] );
wire x0, x1;
nor nor0( x0, n0, n1 );
nor nor1( x1, n2, n3 );
wire y0, y1;
or or0( y0, x0, sel[0] );
or or1( y1, x1, sel b[0] );
nand nand0( out, y0, y1 );
```



endmodule





#### Continuous Assignments

 Continuous assignment statements assign one net to another or to a literal

```
Explicit continuous assignment
wire [15:0] netA;
wire [15:0] netB;
assign netA = 16'h3333;
assign netB = netA;

Implicit continuous assignment
wire [15:0] netA = 16'h3333;
wire [15:0] netB = netA;
```





## Continuous Assignments

 Using continuous assignments to implement an RTL four input multiplexer

endmodule

The order of these continuous assignment statements does not matter. They essentially happen in parallel!





## Other Verilog Operators

 Verilog RTL includes many operators in addition to basic boolean logic

```
// Four input multiplexer
module mux4 ( input a, b, c, d
             input [1:0] sel,
             output out );
  assign out = ( sel == 0 ) ? a :
               (sel == 1) ? b :
               ( sel == 2 ) ? c :
               ( sel == 3 ) ? d : 1'bx;
                                         If input is undefined,
Endmodule
                                         we want to propagate
// Simple four bit adder
                                         that information
module adder( input [3:0] op1, op2,
              output [3:0] sum );
  assign sum = op1 + op2;
```

endmodule





# Verilog RTL operators

Arithmetic	+ - * / % **	Reduction	& ~&   ~  ^ ^~
Logical	! &&	Shift	>> << >>> <<
Relational	> < >= <=	Concatenation	{ }
Equality	== != === !===	Conditional	?:
Bitwise	~ &   ^ ^~		

wire [ 3:0] net1 = 4'b00xx; wire [ 3:0] net2 = 4'b1110; wire [11:0] net3 = { 4'b0, net1, net2 }; wire equal = ( net3 === 12'b0000\_1110\_00xx );

Avoid ( / % \*\* ) since the usually synthesize poorly





Always blocks have parallel inter-block and sequential intra-block semantics

```
module mux4 ( input a, b, c, d
               input [1:0] sel,
              output out );
  req out, t0, t1;
  always @( a or b or c or d or sel ) 🗲
  begin
    t0 = \sim ( (sel[1] \& c) | (\sim sel[1] \& a) );
    t.1
        = \sim ((sel[1] \& d) | (\sim sel[1] \& b));
                                                         The always block is
    out = ~( (t0 | sel[0]) & (t1 | ~sel[0]) );
                                                         reevaluated whenever a
  end
                                                         signal in its sensitivity
endmodule
                                                         list changes
```





Always blocks have parallel inter-block and sequential intra-block semantics

```
module mux4 ( input a, b, c, d
              input [1:0] sel,
              output out );
  req out, t0, t1;
  always @( a or b or c or d or sel )
  begin
    t0 = \sim ( (sel[1] \& c) | (\sim sel[1] \& a) );
    t1 = \sim ((sel[1] \& d) | (\sim sel[1] \& b));
    out = ~( (t0 | sel[0]) & (t1 | ~sel[0]) );
  end
                                   The order of these procedural assignment
endmodule
                                   statements does matter.
```

They essentially happen in sequentially!





Always blocks have parallel inter-block and sequential intra-block semantics

```
module mux4 ( input a, b, c, d
              input [1:0] sel,
              output out );
  reg out, t0, t1; 🗲
  always @( a or b or c or d or sel )
  begin
    t0 = \sim ( (sel[1] \& c) | (\sim sel[1] \& a) );
        = ~( (sel[1] & d) | (~sel[1] & b) );
    t.1
    out = ~( (t0 | sel[0]) & (t1 | ~sel[0]) );
  end
                                        LHS of procedural assignments must be
endmodule
                                        declared as a reg type. Verilog reg is not
                                        necessarily a hardware register!
```





Always blocks have parallel inter-block and sequential intra-block semantics

What happens if we accidentally forget a signal on the sensitivity list?





Always blocks have parallel inter-block and sequential intra-block semantics

Verilog-2001 provides special syntax to automatically create a sensitivity list for all signals read in the always block





#### Assignments

Continuous and procedural assignment statements are very different

Continuous assignments are for naming and thus we cannot have multiple assignments for the same wire

```
wire out, t0, t1;
assign t0 = ~( (sel[1] & c) | (~sel[1] & a) );
assign t1 = ~( (sel[1] & d) | (~sel[1] & b) );
assign out = ~( (t0 | sel[0]) & (t1 | ~sel[0]) );
```

Procedural assignments hold a value semantically, but it is important to distinguish this from hardware state

```
reg out, t0, t1, temp;
always @( * )
begin
  temp = ~( (sel[1] & c) | (~sel[1] & a) );
  t0 = temp;
  temp = ~( (sel[1] & d) | (~sel[1] & b) );
  t1 = temp;
  out = ~( (t0 | sel[0]) & (t1 | ~sel[0]) );
end
```





#### **Always Blocks**

Always blocks can contain more advanced control constructs

```
module mux4( input a, b, c, d
             input [1:0] sel,
             output out );
  reg out;
                                        reg out;
  always Q( * )
  begin
                                        begin
    if (sel == 2'd0)
      out = a;
    else if (sel == 2'd1)
      out = b
    else if ( sel == 2'd2 )
      out = c
    else if (sel == 2'd3)
      out = d
                                        end
    else
                                      endmodule
      out = 1'bx;
  end
endmodule
```

```
module mux4( input a, b, c, d
             input [1:0] sel,
             output out );
  always Q( * )
    case (sel)
      2'd0 : out = a;
      2'd1 : out = b;
      2'd2 : out = c;
      2'd3 : out = d;
      default : out = 1'bx;
   endcase
```





#### **Case Statements**

• What happens if the case statement is not complete?

```
module mux3( input a, b, c
             input [1:0] sel,
             output out );
  reg out;
  always @( * )
  begin
    case ( sel )
      2'd0 : out = a;
      2'd1 : out = b;
                           If sel = 3, mux will output the
      2'd2 : out = c;
                           previous value. What have we
    endcase
                           created?
  end
```

endmodule





#### **Case Statements**

What happens if the case statement is not complete?

```
module mux3( input a, b, c
             input [1:0] sel,
             output out );
  reg out;
  always @( * )
  begin
    case ( sel )
                          We can prevent creating state
      2'd0 : out = a;
                           with a default statement
      2'd1 : out = b;
      2'd2 : out = c;
      default : out = 1'bx;
    endcase
  end
```

endmodule





#### Latches and Flip-flops

end

endmodule

```
always @( clk )
begin
    if ( clk )
        d = q;
end
endmodule
```

```
input clk,
input d,
output q
;
always @( posedge clk )
begin
d = q;
```

Edge-triggered always block





```
wire A_in, B_in, C_in;
reg A_out, B_out, C_out;
always @( posedge clk )
 A out = A in;
assign B_in = A_out + 1;
always @( posedge clk )
 B out = B in;
assign C in = B out + 1;
always @( posedge clk )
  C out = C in;
```







wire A\_in, B\_in, C\_in; reg A\_out, B\_out, C\_out;

always @( posedge clk )
 A\_out = A\_in;

```
assign B_in = A_out + 1;
```

```
always @( posedge clk )
  B out = B in;
```

```
assign C_in = B_out + 1;
```

```
always @( posedge clk )
  C_out = C_in;
```





С

On clock edge all those events which are sensitive to the clock are added to the active event queue in any order!





2

С

wire A in, B in, C in; reg A\_out, B\_out, C\_out; always @( posedge clk ) A out = A in; assign B in = A out + 1; always @( posedge clk ) B out = B in; assign C in = B out + 1; always @( posedge clk ) C out = C in;







wire A in, B in, C in; reg A out, B out, C out; always @( posedge clk ) A out = A in; assign B in = A out + 1; always @( posedge clk ) B out = B in; assign C in = B out + 1; always @( posedge clk ) C out = C in;













wire A\_in, B\_in, C\_in; reg A\_out, B\_out, C\_out;

always @( posedge clk )
 A\_out = A\_in;

```
assign B_in = A_out + 1;
```

always @( posedge clk )
 B out = B in;

assign C\_in = B\_out + 1;

always @( posedge clk )
 C\_out = C\_in;





A evaluates and as a consequence 1 is added to the event queue





wire A in, B in, C in; reg A\_out, B\_out, C\_out;

always @( posedge clk ) A out = A in;

```
assign B in = A out + 1;
```

always @( posedge clk ) B out = B in;

assign C in = B out + 1;

always @( posedge clk ) C out = C in;









С

Event queue is emptied before we go to next clock cycle





wire A\_in, B\_in, C\_in; reg A\_out, B\_out, C\_out;

always @( posedge clk )
 A\_out = A\_in;

```
assign B_in = A_out + 1;
```

always @( posedge clk )
 B out = B in;

assign C\_in = B\_out + 1;

always @( posedge clk )
 C\_out = C\_in;





Event queue is emptied before we go to next clock cycle







- wire A\_in, B\_in, C\_in; reg A\_out, B\_out, C\_out;
- always @( posedge clk )
   A\_out = A\_in;
- assign B\_in = A\_out + 1;
- always @( posedge clk )
   B\_out = B\_in;
- assign C\_in = B\_out + 1;
- always @( posedge clk )
   C\_out = C\_in;





## Non-Blocking Assignments

Α

1

В

2

С

wire A\_in, B\_in, C\_in; reg A\_out, B\_out, C\_out;

always @( posedge clk )
 A\_out <= A\_in;</pre>

assign B\_in = A\_out + 1;

always @( posedge clk )
 B out <= B in;</pre>

assign C\_in = B\_out + 1;

always @( posedge clk )
 C\_out <= C\_in;</pre>

Non-blocking procedural assignments add an extra event queue





Non-Blocking Queue







#### Non-Blocking Assignments

wire A\_in, B\_in, C\_in; reg A\_out, B\_out, C\_out; Non-blocking procedural assignments add an extra event queue

always @( posedge clk )
 A\_out <= A\_in;</pre>

assign B\_in = A\_out + 1;

always @( posedge clk )
 B out <= B in;</pre>

assign C\_in = B\_out + 1;

always @( posedge clk )
 C\_out <= C\_in;</pre>



1

В

2

С







## Non-Blocking Assignments

Non-blocking procedural assignments add an extra event queue

```
wire A_in, B_in, C_in; wire A_in, B_in, C_in;
reg A out, B out, reg A out, B out,
C out;
                        C out;
always @( posedge clk ) always @( posedge clk )
begin
                        begin
              C_out <= C in;
 A out <= A in;
 B out <= B in;
                  B out <= B in;
 C out <= C in;
                         A out <= A in;
end
                        end
assign B_in = A_out + 1; assign B_in = A_out + 1;
assign C in = B out + 1; assign C in = B out + 1;
```

The order of non-blocking assignments does not matter!





#### Common Patterns

Common patterns for latch and flip-flop inference







# Blocking vs. Non-blocking

- Guidelines for using blocking and non-blocking assignment statements
  - Flip-flops should use non-blocking
  - Latches should use non-blocking
  - Combinational logic should use blocking
  - Do not mix combinational and sequential logic in the same always block
  - Do not assign to the same variable from more than one always block





## Behavioral Verilog Usage

- Behavioral Verilog is used to model the abstract function of a hardware module
  - Characterized by heavy use of sequential blocking statements in large always blocks
  - Many constructs are not synthesizable but can be useful for behavioral modeling
    - Data dependent for and while loops
    - Additional behavioral datatypes : integer, real
    - Magic initialization blocks : initial
    - Magic delay statements: #<delay>





#### High-level Behavior

 Verilog can be used to model the high-level behavior of a hardware block

```
module factorial ( input [ 7:0] in, output reg
[15:0] out );
                                                  Initial statement
 integer num calls;
 initial num calls = 0;
                                                 Variables of type
 integer multiplier;
 integer result;
                                                  integer
always @(*)
 begin
   multiplier = in;
   result = 1;
   while ( multiplier > 0 )
   begin
                                                  Data dependent
     result = result * multiplier;
                                                  while loop
     multiplier = multiplier - 1;
   end
    out = result;
   num calls = num calls + 1;
 end
endmodule
```





#### **Delay Statements**

Delay statements should only be used in test



endmodule





#### Synthesizable Blocks

Even synthesizable blocks can be more behavioral

```
module ALU
(
    input [31:0] in0,
    input [31:0] in1,
    input [ 1:0] fn,
    output [31:0] out
);
```

assign out
= ( fn == 2'd0 ) ? ( in0 + in1 )
: ( fn == 2'd1 ) ? ( in0 - in1 )
: ( fn == 2'd9 ) ? ( in1 >> in0 )
: ( fn == 2'd10 ) ? ( in1 >>> in0 )
: 32'bx;

Although this module is synthesizable, it is

unlikely to produce the desired hardware

endmodule





System Testing

```
reg [ 1023:0 ] exe filename;
```

```
initial
begin
```

```
// This turns on VCD (plus) output
$vcdpluson(0);
```

```
// This gets the program to load into memory from the command line
if ( $value$plusargs( "exe=%s", exe_filename ) )
        $readmemh( exe_filename, mem.m );
else
begin
   $display( "ERROR: No executable specified! (use +exe=<filename>)" );
   $finish;
end
// Stobe reset
#0 reset = 1;
#38 reset = 0;
```





#### Which abstraction is the right one?



- Designers usually use a mix of all three
  - Early in the design process they might use mostly behavioral models.
  - As the design is refined, the behavioral models begin to be replaced by dataflow models.
  - Finally, the designers use automatic tools to synthesize a low-level gate-level model





## Take away points

- Structural Verilog enables us to describe a hardware schematic textually
- Verilog can model hardware at three levels of abstraction
  - Gate level, register transfer level, and behavioral
- Understanding the Verilog execution semantics is critical for understanding blocking + non-blocking assignments
- Designers must have the hardware they are trying to create in mind when they write their Verilog