



STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering

Arizona State University

## CSE/CEN 598

### Hardware Security & Trust

Trusted Digital System Design:  
Verilog Fundamentals II

Prof. Michel A. Kinsy & Mishel Paul

1

---

---


---

---

---


---

---



STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS




ASU Engineering

Arizona State University

## Computer System Description

- A system is a set of related components that works as a whole to achieve a goal.
- A system contains:
  - Inputs
  - Behavior
  - Outputs
- Behavior is a function that translates inputs to outputs



2

---

---

---

---

---


---

---



STAM Center

SECURE, TRUSTED, AND ASSURED MICROELECTRONICS



ASU Engineering

Arizona State University

## Verilog Fundamentals

- Data types
- Structural Verilog
- Functional Verilog
  - Gate level
  - Register transfer level
  - High-level behavioral

3

---

---



---

---

---

---

---

### Verilog Test Bench Basics

- Test Bench – A wrapper module to apply test inputs to a “Device Under Test”
  - Also written in Verilog
- Three main components
  - Device Under Test Instantiation
  - Test Inputs
  - Output Checking

4

---

---

---



---

---

---

---

---

### Example Test Bench

- Declare test bench module
  - No inputs/output

```

1 module tb_uart ();
2
3 localparam DATA_WIDTH  = 8;
4 localparam ADDR_WIDTH   = 8;
5 localparam UART_TXDATA_ADDR = 8'oh;
6 localparam UART_RXDATA_ADDR = 8'oh;
7
8
9 reg clock;
10 reg clock_baud;
11 reg reset;
12
13 // UART Rx/Tx
14 reg uart_rx;
15 wire uart_tx;
16
17 // Memory Mapped Port
18 reg readEnable;
19 reg writeEnable;
20 reg [DATA_WIDTH-1:0] writeByteEnable;
21 reg [ADDR_WIDTH-1:0] address;
22 reg [DATA_WIDTH-1:0] writeData;
23 wire [DATA_WIDTH-1:0] readData;
24 wire ready;
25
26

```

5

---

---

---



---

---

---

---

---

### Example Test Bench

- Declare test bench module
  - No inputs/output
- Declare parameters for module/DUT

```

1 module tb_uart ();
2
3 localparam DATA_WIDTH  = 8;
4 localparam ADDR_WIDTH   = 8;
5 localparam UART_TXDATA_ADDR = 8'oh;
6 localparam UART_RXDATA_ADDR = 8'oh;
7
8
9 reg clock;
10 reg clock_baud;
11 reg reset;
12
13 // UART Rx/Tx
14 reg uart_rx;
15 wire uart_tx;
16
17 // Memory Mapped Port
18 reg readEnable;
19 reg writeEnable;
20 reg [DATA_WIDTH-1:0] writeByteEnable;
21 reg [ADDR_WIDTH-1:0] address;
22 reg [DATA_WIDTH-1:0] writeData;
23 wire [DATA_WIDTH-1:0] readData;
24 wire ready;
25
26

```

6

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Example Test Bench

- Declare test bench module
  - No inputs/output
- Declare parameters for module/DUT
- Declare test inputs/outputs
  - "reg" means input for a test bench
  - "wire" means output for a test bench

```

1 module tb_uart ();
2
3 localparam DATA_WIDTH    = 8;
4 localparam ADDR_WIDTH    = 8;
5 localparam UART_TXDATA_ADDR = 8'd0;
6 localparam UART_RXDATA_ADDR = 8'd0;
7
8 reg clock;
9 reg clock_baud;
10 reg reset;
11
12 // UART Rx/Tx
13 reg uart_rx;
14 wire uart_tx;
15
16 // Memory Mapped Port
17 reg readEnable;
18 reg writeEnable;
19 reg [DATA_WIDTH-1:0] writeByteEnable;
20 reg [ADDR_WIDTH-1:0] address;
21 reg [DATA_WIDTH-1:0] writeData;
22 wire [DATA_WIDTH-1:0] readData;
23 wire ready;
24
25
26
27
28
29
          
```

7

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Example Test Bench

- Declare test bench module
  - No inputs/output
- Declare parameters for module/DUT
- Declare test inputs/outputs
  - "reg" means input for a test bench
  - "wire" means output for a test bench
- Some reg/wires are more than 1 bit
  - readData is DATA\_BITS large

```

1 module tb_uart ();
2
3 localparam DATA_WIDTH    = 8;
4 localparam ADDR_WIDTH    = 8;
5 localparam UART_TXDATA_ADDR = 8'd0;
6 localparam UART_RXDATA_ADDR = 8'd0;
7
8 reg clock;
9 reg clock_baud;
10 reg reset;
11
12 // UART Rx/Tx
13 reg uart_rx;
14 wire uart_tx;
15
16 // Memory Mapped Port
17 reg readEnable;
18 reg writeEnable;
19 reg [DATA_WIDTH-1:0] writeByteEnable;
20 reg [ADDR_WIDTH-1:0] address;
21 reg [DATA_WIDTH-1:0] writeData;
22 wire [DATA_WIDTH-1:0] readData;
23 wire ready;
24
25
26
27
28
29
          
```

8

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Example Test Bench

- Instantiate Device Under Test

```

44 mm_uart DUT (
45     .clock      (clock),
46     .reset      (reset),
47     .uart_rx    (uart_rx),
48     .uart_tx    (uart_tx),
49     // Memory Mapped Port
50     .readEnable (readEnable),
51     .writeEnable (writeEnable),
52     .writeByteEnable (writeByteEnable),
53     .address    (address),
54     .writeData  (writeData),
55     .readData   (readData),
56     .ready      (ready)
57 );
          
```

9

---

---

---



---

---

---

---

---

### Example Test Bench

- Instantiate Device Under Test
- Connect DUT inputs/outputs to test bench signals
  - DUT I/O after "."
  - Test bench signals inside parenthesis
  - Names are frequently identical

```

44 mm_uart DUT (
45   .clock      (clock),
46   .reset      (reset),
47   .uart_rx    (uart_rx),
48   .uart_tx    (uart_tx),
49   // Memory Mapped Port
50   .readEnable (readEnable),
51   .writeEnable (writeEnable),
52   .writeByteEnable (writeByteEnable),
53   .address    (address),
54   .writeData  (writeData),
55   .readData   (readData),
56   .ready      (ready)
57 )

```

10

---

---

---



---

---

---

---

---

### Example Test Bench

- Test Stimulus
  - Apply inputs at given times of simulation

```

138 //-----
139 //
140 // Simulation
141 //
142 //-----
143
144 //100MHz CLK
145 always #5 clock = ~clock;
146 always #50 clock_baud = ~clock_baud;
147
148 initial begin
149   initialize;
150   inactive(100);
151   test_init;
152   inactive(100);
153   test_tx;
154   inactive(100);
155   test_rx;
156   inactive(100);
157   test_exit;
158 end

```

11

---

---

---



---

---

---

---

---

### Example Test Bench

- Test Stimulus
  - Apply inputs at given times of simulation
- Clock Setup
  - Toggle "clock" signal every 5 simulation timesteps
  - "Always" block – repeats in a loop

```

138 //-----
139 //
140 // Simulation
141 //
142 //-----
143
144 //100MHz CLK
145 always #5 clock = ~clock;
146 always #50 clock_baud = ~clock_baud;
147
148 initial begin
149   initialize;
150   inactive(100);
151   test_init;
152   inactive(100);
153   test_tx;
154   inactive(100);
155   test_rx;
156   inactive(100);
157   test_exit;
158 end

```

12

---

---

---

---

---

---

---

---

**STAM Center** SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

### Example Test Bench

- DUT test inputs
  - "Initial" Block – Apply test inputs once

```

138 //-----
139 //
140 // Simulation
141 //
142 //-----
143
144 //100MHz CLK
145 always #5 clock = ~clock;
146 always #50 clock_baud = ~clock_baud;
147
148 initial begin
149   initialize;
150   inactive(100);
151   test_init;
152   inactive(100);
153   test_tx;
154   inactive(100);
155   test_rx;
156   inactive(100);
157   test_exit;
158 end

```

13

---

---

---

---

---

---

---

---

**STAM Center** SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

### Example Test Bench

- DUT test inputs
  - "Initial" Block – Apply test inputs once
- Use "Tasks" to apply specific test inputs
  - Initialize, inactive, test\_tx, test\_rx, and test\_exit are tasks
  - A task groups a set of inputs for re-use

```

138 //-----
139 //
140 // Simulation
141 //
142 //-----
143
144 //100MHz CLK
145 always #5 clock = ~clock;
146 always #50 clock_baud = ~clock_baud;
147
148 initial begin
149   initialize;
150   inactive(100);
151   test_init;
152   inactive(100);
153   test_tx;
154   inactive(100);
155   test_rx;
156   inactive(100);
157   test_exit;
158 end

```

14

---

---

---

---

---

---

---

---

**STAM Center** SECURE, TRUSTED, AND ASSURED MICROELECTRONICS **ASU Engineering** Arizona State University

### Example Test Bench

- Initialize task
  - \$display writes to console

```

67 task initialize;
68 begin
69   $display("INITIALIZING...");
70   clock = 1'b1;
71   clock_baud = 1'b1;
72   uart_rx = 1'b1;
73   reset = 1'b1;
74   readEnable = 1'b0;
75   writeEnable = 1'b0;
76   writeByteEnable = 4'h0;
77   address = 32'h0;
78   writeData = 32'h0;
79
80   repeat (3) @ (posedge clock);
81   reset = 1'b0;
82 end
83 endtask

```

15

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Example Test Bench

- Initialize task
  - \$display writes to console
  - Set inputs to specific values
    - All set at the same simulation time

```

67 task initialize;
68 begin
69     $display("INITIALIZING...");
70     clock = 1'b1;
71     clock_baud = 1'b1;
72     uart_rx = 1'b1;
73     reset = 1'b1;
74     readEnable = 1'b0;
75     writeEnable = 1'b0;
76     writeByteEnable = 4'h0;
77     address = 32'h0;
78     writeData = 32'h0;
79
80     repeat (3) @ (posedge clock);
81     reset = 1'b0;
82 end
83 endtask
          
```

16

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Example Test Bench

- Initialize task
  - \$display writes to console
  - Set inputs to specific values
    - All set at the same simulation time
- Repeat statement waits for 3 clock cycles
  - Reset signal stays high for 3 clock cycles

```

67 task initialize;
68 begin
69     $display("INITIALIZING...");
70     clock = 1'b1;
71     clock_baud = 1'b1;
72     uart_rx = 1'b1;
73     reset = 1'b1;
74     readEnable = 1'b0;
75     writeEnable = 1'b0;
76     writeByteEnable = 4'h0;
77     address = 32'h0;
78     writeData = 32'h0;
79
80     repeat (3) @ (posedge clock);
81     reset = 1'b0;
82 end
83 endtask
          
```

17

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Example Test Bench

- Initialize task
  - \$display writes to console
  - Set inputs to specific values
    - All set at the same simulation time
- Repeat statement waits for 3 clock cycles
  - Reset signal stays high for 3 clock cycles
- Apply new inputs after waiting
  - Reset signal lowered

```

67 task initialize;
68 begin
69     $display("INITIALIZING...");
70     clock = 1'b1;
71     clock_baud = 1'b1;
72     uart_rx = 1'b1;
73     reset = 1'b1;
74     readEnable = 1'b0;
75     writeEnable = 1'b0;
76     writeByteEnable = 4'h0;
77     address = 32'h0;
78     writeData = 32'h0;
79
80     repeat (3) @ (posedge clock);
81     reset = 1'b0;
82 end
83 endtask
          
```

18

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Additional Resources

- [Asic-world.com](http://Asic-world.com)
  - Verilog Tutorial – “Art of Writing Test Benches”
  - Additional info on Verilog syntax
  - Getting started examples
- [yosyshq.net/yosys/](http://yosyshq.net/yosys/)
  - Documentation for open-source synthesis tool
  - Used in Project 3

19

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Obfuscated Netlists

- Verilog Obfuscated with Yosys
  - Read in Verilog
  - Parse to internal representation
  - Write out to plain Verilog again
- Obfuscation
  - Parsed Verilog is already hard to read/understand
  - Renamed wires, regs, and modules
- Top-level ports still the same

```

648 assign _19_ = _48_(8'h00, { _29_[7:0]};
649 assign _22_ = _23_ ? _19_ : 8'h00;
650 assign _24_ = _25_ ? 8'h00 : _22_;
651 assign _26_ = _27_ ? 8'h00 : _24_;
652 assign _28_ = !TX89tb;
653 UXmg_C3TDIIX (
654   .ET5uS1_pRm6vGPowdNG0),
655   .Jmv_m6PowV),
656   .Kagc(1'h0),
657   .X8qqE_GooRagL_jgP4dw),
658   .ffkGpLq4E(MKHJv93PQ0dt0r11G),
659   .jT1j_TX89tb),
660   .k7ZJ_UMIaxeJUmGYR),
661   .kfno_ewTNYHIdEpVj0),
662   .sMfLR_NXKSJycPvnPOd),
663   .vgEfgs1fn_Z16s057Nd43NzyG19f)
664
665

```

20

---

---

---

---

---

---

---

---

**STAM Center**  
SECURE, TRUSTED, AND ASSURED MICROELECTRONICS

**ASU Engineering**  
Arizona State University

### Take away points

- Structural Verilog enables us to describe a hardware schematic textually
- Verilog can model hardware at three levels of abstraction
  - Gate level, register transfer level, and behavioral
- Understanding the Verilog execution semantics is critical for understanding blocking + non-blocking assignments
- Designers must have the hardware they are trying to create in mind when they write their Verilog

21

---

---

---

---

---

---

---

---