



Computer System Description • A system is a set of related components that works as a whole to achieve a goal. • A system contains: • Inputs • Behavior • Outputs • Behavior is a function that translates inputs to outputs 2













STAM Center	Arizona State University
Example Test	t Bench
<ul> <li>Declare test bench module <ul> <li>No inputs/output</li> </ul> </li> <li>Declare parameters for module/DUT</li> </ul>	6 module telementarit (c); 7 localparam MAR_MIDH - 6; 10 collaparam MAR_MIDH - 6; 11 localparam MAR_MIDH - 6; 12 localparam MAR_MIDH - 6; 13 reg Clock Load 13 reg Clock Load 14 reg Clock Load 15 reg reset; 17 // Manoy Magaed Port 12 reg enditable [ 12 reg enditable [ 12 reg enditable [ 12 reg enditable [ 13 reg full collaps; 14 // Menoy Magaed Port 12 reg enditable [ 13 reg full collaps; 14 // Menoy Magaed Port 12 reg enditable [ 13 reg full collaps; 14 // Manoy Magaed Port 12 reg enditable [ 13 reg full collaps; 14 // Manoy Magaed Port 15 reg (CMT_MITH=10) articlebts 15 reg (CMT_MITH=10) artic
























_







	Arizona State University			
Example Test Bench				
Initialize task     * \$display writes to console	<pre>67 task initialize; 68 begin 5 Sdispley("INITIALIZING"); 70 clock = 1'b1; 71 clock_baud =1'b1; 72 uart_rx = 1'b1; 73 reset = 1'b1; 74 readEnable = 1'b8; 75 writeEnable = 4'h0; 76 writeEnable = 4'h0; 77 address = 32'h0; 78 reset = 32'h0; 79 reset = 1'b0; 80 reset = 1'b0; 81 enable = 1'b0; 82 end 83 endtast</pre>			



	Arizona State University
Example Te	est Bench
<ul> <li>Initialize task</li> <li>\$display writes to console</li> <li>Set inputs to specific values <ul> <li>All set at the same simulation time</li> </ul> </li> </ul>	67 task initialize; 68 begin 69 \$display("INITIALIZING"); 71 clock_bad =1'b1; 72 uart_rx = 1'b1; 73 reast = 1'b1; 74 readEnable = 1'b8; 75 writeEnable = 1'b8; 76 writeEnable = 4'h8; 77 address = 32'h8; 78 writeEnable = 32'h8; 79 repeat (3) @ (posedge clock); 81 reset = 1'b0; 82 end 83 endtask


_





## **STAM** Center ASU Engineering Additional Resources Asic-world.com • Verilog Tutorial – "Art of Writing Test Benches" • Additional info on Verilog syntax • Getting started examples yosyshq.net/yosys/ • Documentation for open-source synthesis tool • Used in Project 3

19



20

## **STAM** Center

ASU Engineering

## Take away points

- Structural Verilog enables us to describe a hardware schematic textually
- Verilog can model hardware at three levels of abstraction • Gate level, register transfer level, and behavioral
- Understanding the Verilog execution semantics is critical for
- understanding blocking + non-blocking assignments Designers must have the hardware they are trying to create in mind when they write their Verilog